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ABSTRACT 
The CCITT recommended 2 Mbps data link standard is becoming 
increasingly more common especially in ISDN applications. 
This thesis covers the development of a personal computer 
based bit error rate tester designed specifically for a link 
at this data rate but easily alterable and flexible enough 
to operate from 64 kbps to 8 Mbps. 
The theory of pseudo random bit sequence generation is 
covered and the characteristics of CCITT recommended 
sequences are compared to those of other sequences which are 
better suited to testing links which do not implement a 
signal encoding technique. 
The test unit is developed as an extension card to a 
personal computer. High level menu windows are used to 
control the operation of the link with a full screen of 
statistical information regarding the bit errors counted on 
both sides of the link when testing in full duplex. 
In addition a feature is implemented whereby an operator can 
change the operating parameters of the test unit on either 
side of the link from the same PC. This is achieved through 
an RS232 communications channel connecting the PCs at each 
side of the link. 
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CHAPTER 1 
INTRODUCTION 
In the field of modern electronic communication systems an 
increasingly common and widespread communications link is 
the European CEPTl standard (11, at 2048 kbps, and the North 
American standard, the Bell systems' Tl digital carrier (21, 
at 1544 kbps. These links are often used to interconnect 
pairs of digital PABXs carrying 30 (in the case of CEPTl) 
and 24 (in the case of the Tl carrier) voice grade lines. 
CEPT links can also be composed of multiplexed data sources 
and can also be linked to a PCM highway in a general 
Integrated Services Digital Network [31. 
In the instance of a dedicated data link, such as a link 
between two digital PABXs, the cost of a commercially 
available bit error rate analyzer to test the integrity of 
the 2 Mbps link is of the order of R 50 000.00. Thus, the 
concept of a low cost bit error rate analyser, as an 
extension card to a personal computer for use on either or 
both ends of the link, is a very useful one. This is 
especially so because the personal computers involved can be 
utilised for other applications most of the time and only 
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when testing of the link is necessary do they need to become 
available. 
The subject of this thesis is the development of a low cost 
bit error rate analyzer to be used primarily with a 2Mbps 
microwave data link and designed to reside in a personal 
computer and operate as part of a personal computer system. 
The purpose of this thesis is to report on the various 
stages of the development, from theoretical background 
investigation to production and testing of a unit. 
The cost of the finished unit, which includes two personal 
computers (one for either side of the link), is of the order 
of a tenth of the cost of a commercially available unit; 
excluding the PCs the cost would be more of the order of one 
50th of the cost of a comparable commercial unit. The unit 
developed has only one frequency of operation compared to 
the commercially available unit's range of 10 often used 
frequencies, but the flexibility of both readout and general 
use is greater in the case of the developed unit. 
A further advantage of a personal computer based system is 
in the instance of long term monitoring or logging (to disk 
or printer) of the link performance with respect to weather 
and seasonal variations in the operating environment. 
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The unit developed was intended to analyse the bit error 
rate of a link conforming to the 2048 kbps CEPTl standard as 
defined by the International Consultative Committee for 
Telegraphy and Telephony (CCITT) recommendation G. 703 [4l. 
The link standard does not impose a constraint on the 
technique for analysis of the link errors but in a seperate 
volume the CCITT recommend specific pseudo random bit 
sequences for testing links as listed in Feher [5l. 
The development of the test unit was initiated because of 
the concurrent development, by a local telecommunications 
company, of a microwave link according to the 2 Mbps CCITT 
recommendation, and intended for use by the department of 
Posts and Telecommunications in South Africa. There was thus 
a need and a potential market for the development of a 
device designed to test the above mentioned link. 
The unit was, however, developed with flexibility in mind 
and conversion to the Tl standard is easy to achieve. 
Furthermore, it can also be modified to work at the CCITT 8 
Mbps standard, or indeed any of the North American standards 
between 64 kbps and 6.312 Mbps. 
To further increase the flexibility of the unit, a design 
with different pseudo random bit sequences to the CCITT 
recommended sequences was also implemented, for use on more 
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general links where a signal encoding scheme is not 
implemented and the bit stream requirements for testing 
could possibly be different. 
The completed unit also includes an RS232 based 
communications link for conveying commands and information 
from one side of the link to the other, so that the 
performance of the li,1k in both directions can be monitored 
on either side of the link. The working parameters of either 
side of the link can also be changed from either end, 
facilitating the use of only one operator. 
This thesis report firstly compares, in chapter 2, the cost 
and capabilities of commercially available test equipment 
with the unit developed. 
Secondly, in chapter 3, the theoretical modelling of pseudo 
random bit streams for testing purposes is covered. Pseudo 
random sequences are also compared to true random sequences 
in this section. The algebraic background to the modelling 
and the proof that the model generates pseudo random 
solutions are presented in Appendix A. 
Chapter 4 compares the CCITT recommended sequences to other 
possible sequences in theoretical as well as practical and 
empirical terms, including the use of a pseudo random 
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sequence generator output simulation program (which is 
listed along with output material in Appendix B). 
Chapter 5 covers the general design of the bit error rate 
analyser in terms of system hardware considerations and 
system software considerations. 
The development of the practical circuit is then covered in 
several sections. Chapter 6 begins with interfacing the 
extension board to a personal computer bus. This is followed 
by the clock generation and pseudo random sequence 
generation circuitry. Reception of the incoming bit stream 
and synchronisation of the incoming sequence with the 
standard sequence, with suitable timing diagrams, is covered 
next. The circuitry for comparison of the incoming sequence 
to the standard sequence and error counting follows. Lastly, 
the circuit design for interfacing to the data link as a TTL 
signal or the CCITT recommended HDB3 encoded signal is 
described. 
The software development is covered in chapter 7 and starts 
with a small section describing the compilers used, extra 
libraries referenced, and inter-language interfaces. Covered 
next is the development of the software modules (user 
interfacing routines, across-link communications routines, 
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controlling routines and hardware interrupt servicing 
routines). 
A report on the practical application of the unit is 
included in chapter 8, followed by methods of testing the 
device in the laboratory, results obtained in practice and 
discussion thereof. 
The conclusions reached from the thesis project follow in 
chapter 9. 
The appendices contain all the algebraic background, circuit 
diagrams, complete listings of all the commented source code 
modules, program output files and logging results, 
simulation program source code and output and a short manual 
on the use of the unit. 
CHAPTER 2 
FUNCTIONAL SPECIFICATIONS 
The optimum features required in an instrument intended for 
error analysis are set forth in Feher [6] in two sections, 
namely, pattern generator features and error detection 
features. 
2.1. PATTERN GENERATOR FEATURES 
a) At least two data bit rates corresponding to recommended 
TDM levels in European or North American digital Hierarchy. 
b) Clock jitter capabilities to investigate jitter 
tolerance. 
c) Pseudo Random bit sequences as recommended by CCITT 
rec o .151 (71 which are important for the simulation of live 
digital data on the link. 
d) Other optional patterns for deeper investigation into 
error trends. 
e) Data outputs in accordance with CCITT rec G.703 (8]. 
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2.2. ERROR DETECTION FEATURES 
a) Data inputs in accordance with CCITT rec G.703 (9]. 
b) Clock recovery at the two data rates which has maximum 
tolerance to input jitter. 
c) Reference pattern generation with automatic and manual 
sequence synchronisation. 
d) Error counter averaging periods of 106 to 1010 bits and 
1 sec, 10 sec, 1 min or continuous time. 
e) Minimal dead time on repetitive measurements and zero 
dead time on continuous gating to detect and count all the 
errors occurring in the system under test. 
f) Various displays or means of analysing the detected 
errors in terms of total error count, bit error rate, 
number of seconds containing errors, error free seconds, 
percentage of error free seconds, and percentage of seconds 
for which the bit error rate (BER) is below a presettable 
threshold [ 6 ]. 
g) Optional error burst analysis capabilities for detailed 
investigation into error occurrence and link behaviour. 
SPECIFICATIONS CHAPTER 2 - 3 
2.3. MARKET TRENDS 
Currently available bit error rate testers were found to 
have the following common features: 
a) Frequency range from 64 kbps up to a maximum of 144 Mbps 
switchable between preset values of recommended data rates. 
b) Switchable length of pseudo random sequence generated 
generally between the two recommended CCITT values 
(summarised in table 5.1). 
c) Transmit clock jitter capabilities. 
d) Cost ranging from R40 000 upwards at the time of 
investigation. 
2.4. DESIGN CONSIDERATIONS 
The unit being developed is intended specifically for a 2 
Mbps data link offering an option of 8 Mbps. There should be 
no reason why the unit should not be flexible enough to 
accommodate a change in data rate. The lower limit of 64 
kbps poses no problem but using the fastest TTL technology 
available the upper limit on the frequency of operation will 
give a maximum data rate of 34 Mbps. 
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The CCITT recommended sequence configuration is the same for 
2 and 8 Mbps and thus as a basic unit only one configuration 
is needed although a possibility of another configuration 
should be provided. 
Clock jitter can be provided as an option in that the basic 
unit can be developed using a conventional oscillator for 
the clock. If clock jitter capabilities are found to be a 
necessity they can be included as a module later by 
replacing the oscillator section (with an external separate 
board if necessary). 
The minimum requirements taken from Feher's list above and 
deemed to be useful to the specific problem at hand were 
decided to be as follows. 
In terms of pattern generator features: 
a) To generate data streams at the required rate of 2 Mbps, 
with an option of easily converting to 8 Mbps. 
b) To generate the CCITT recommended PRBS pattern with 
additional optional patterns. 
c) To provide data outputs in accordance with CCITT 
rec G. 703 [lOJ. 
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In terms of error detection features: 
a) To provide data inputs in accordance with CCITT 
rec G.703 [11 1. 
b) To provide clock recovery at the required bit rate. 
c) To provide reference pattern generation with automatic 
sequence synchronisation recovery. 
d) To provide averaging periods at least as wide as 
described by Feher above with a basic averaging period of 
2.10 6 bits, being 1 sec of real time at 2 Mbps data rate. 
e) To have minimal dead time on all measurements. 
f) To provide at least all the formats and displays as 
described by Feher above and to display the relevant 
information for all formats at the same time (which very few 
error analysers available can do). 
In addition to the features which are taken from the list 
set out by Feher above, it was decided to implement the 
following: 
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a) Logging of data to disk or printer for long term 
monitoring to facilitate evaluation of the link performance 
with respect to environmental changes. 
b) The completed unit also includes an RS232 based (Ll] 
communications link for conveying commands and information 
from one side of the link to the other, so that the 
performance of the link in both directions can be monitored 
on either side of the link. The working parameters of either 
side of the link can also be changed from either end, 
facilitating the use of only one operator. 
c) A design that would cost a tenth of the cost of a 
commercially available unit. 
CHAPTER 3 
PSEUDO RANDOM SEQUENCES 
CCITT recommendation 0.151 (13] specifies two pseudo random 
bit sequence patterns to test digital transmission systems. 
These are based on 15 stage and 23 stage shift registers and 
are summarised according to the intended bit rate of the 
system to be tested in figure 3.1. 
COMS BIT RATE SEQ LENGTH SR POLYNOMIAL FREQ SPACING 
1. 544 Mbps 215_1 bits xl5_xl4_ 1 47.1 hertz 
2.048 Mbps 215_1 bits xl5_xl4_1 62.5 hertz 
6.312 Mbps 215_1 bits xl5_xl4_1 192.6 hertz 
8.448 Mbps 215_1 bits xl5_xl4_ 1 257.8 hertz 
32.064 Mbps 215_1 bits xl5_xl4_1 978.6 hertz 
34.368 Mbps 223_1 bits x23_xl8_1 4.1 hertz 
44.736 Mbps 215_1 bits xl5_xl4_1 1365.3 hertz 
139.264 Mbps 223_1 bits x23_xl8_1 16.6 hertz 
figure 3.1. CCITT recommended sequence polynomials for 
testing digital transmission systems. 
According to Feher (141 these patterns are selected according 
to the following properties: 
l)The length of the sequence in bits compared to the number 
of bits transmitted in a second. 
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2) The shift register configuration which defines the binary 
run properties. 
3) The spectral line spacing of the sequence, which depends 
on the bit rate. 
Since the device being designed is oriented primarily 
towards testing the link at data rates of 2 Mbps and 
secondarily at 8 Mbps, the polynomial recommended by the 
CCITT (suitable for both data rates) is 
f(x) = x15 + x14 + 1 . 
This polynomial sequence is particularly easy to implement 
as it only requires the use of 2 feedback taps and one 
feedback summing gate. As has already been stated, current 
thinking on the theory of PRBSs indicates that the use of 
many feedback taps (in general at least half as many as the 
number of stages) produces better sequences. 
A second shift register configuration is thus chosen that 
should approximate more closely a true random sequence and 
this sequence will be compared to the CCITT recommended 
sequence in various ways. 
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The second configuration chosen should (according to current 
thinking) have at least n/2 feedback taps and thus a 
suitable polynomial (for the instance of n = 15) has the 
following characteristic equation 
f(x) = x15 + xll + x9 + xB + x6 + x5 + x3 + x2 + 1 . 
3.1. PROOF OF MAXIMUM LENGTH 
The proof that the sequences used are created from 
irreducible polynomials and thus are of maximum length may 
be found in Appendix A. 
3.2. SIMULATION 
A simulation program was written to generate the sequences 
produced by user inputted shift register configurations and 
was useful in comparing the sequences produced by various 
configurations as well as providing information about the 
sequence around the area of the starting seed (which was 
later used as the synchronisation word as seen in section 
5.2.2). 
To compare the sequences it was decided to compare them 
individually against a true random sequence by looking at 
how a seed predicts a preceding and proceeding part of a 
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sequence and thus deduce intuitively how ''random" the PRBS 
is. 
This comparison is implemented by a PRBS simulation program 
which was developed to test the output sequences of various 
generator polynomials. 
The simulation program is written in Turbo Pascal (with the 
source code listed as Appendix B) and allows the user to 
input length of shift register, configuration of feedback 
connections, and starting seed of the feedback shift 
register. The program will then cycle through either all the 
states necessary to reach the all ones vector or the maximum 
number (2 to the power of the length of the shift register) 
of states. The program will furthermore print out the 
vectors of the first twenty states following the seed and 
the last twenty vectors preceding termination. 
The pages of the output in Appendix B list first the 
equation of the PRBS generator, then the seed and proceeding 
twenty vectors, a space, the twenty vectors leading to the 
end of the sequence and finally a listing of the number of 
steps counted in the sequence as well as the number of 
respective ones and zeroes. 
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3.3. COMPARISON OF SEQUENCES 
With reference to the 3 properties, listed by Feher and 
quoted at the beginning of this chapter, specifying how the 
patterns are chosen, the following is noted. 
1) The first property of sequence length is the same for 
both sequences and in fact is the same for all maximum 
length sequence configurations having k steps and is equal 
to ( 2k - 1). 
2) The third property of spectral line spacing is also the 
same for both configurations and depends on the length of 
the sequence and the frequency of the clock. 
3) The second characteristic of the binary run properties is 
defined by the shift register configuration polynomial which 
is of course different for the two examples. 
In particular, the start and end of a binary sequence that 
has the all ones vector as a seed are interesting because 
this is where the least amount of bit transition occurs and 
the most notably non-random sections of the sequence are to 
be found. The number of bit transitions occurring can become 
important when the communications channel being tested does 
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not have encoding which limits the number of successive ones 
or zeroes. 
In the case of a test unit output conforming to CCITT 
recommendation the output has HDB3 (high density bipolar 
three) encoding, which restricts the number of sequential 
bit values without transition to three. Long runs of no 
transition can thus be tolerated in the sequence because the 
subsequent HDB3 encoding will insert transitions to prevent 
loss of synchronisation. When testing links without HDB3 
encoding, therefore, the bit transition patterns of the 
sequence and occurrences of long runs without transition in 
the sequence become important. 
The CCITT do recommend an alternative specification [151 at 
2048 kbps which features AMI (alternate mark inversion) 
bipolar signals and an accompanying timing signal having bit 
and byte synchronisation pulses. The specification includes 
a note to say that no more than 15 consecutive ones or 
zeroes should occur and the minimum mark to space ratio is 
recommended at 1 : 8. A pseudo random sequence with a large 
number of bit transitions (around the areas of long runs of 
either one or zero) is possibly a better test sequence on a 
link conforming to these specifications, as the localised 
mark to space ratio will always be higher. 
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When testing a link without HDB3 or other encoding or when 
testing on lower data rates such as 64 kbps, which do not 
feature encoding as part of their specification, it becomes 
advisable to ensure that as many bit transitions as is 
possible do occur after a long run at one constant level, to 
prevent loss of bit synchronisation. This is particularly 
important when frequency modulation systems such as FSK 
(frequency shift keying), PSK (phase shift keying) or QAM 
(quadrature amplitude modulation) are employed. 
In the examples shown in Appendix B of output from the 
simulation program, using different characteristic formulae, 
all examples show the starting seed and the 20 following 
shift register vectors, a space and then the 20 vectors 
preceding the complete cycle of the sequence. To ease the 
resetting of shift registers the seed is almost always the 
all ones vector in practice therefore the examples all use 
this seed. 
It is observed that in general k stage shift registers with 
2 feedback taps (at the n'th and k'th stages) always have 
the seed of k ones preceded or proceeded by (k - n) zeroes 
and proceeded or preceded respectively by n zeroes. 
Thus as an example, in the case of a 15 stage FSR with 2 
feedback taps, the minimum run of zeroes adjacent to the 
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seed of 15 ones is seven zeroes (but this configuration is 
unfortunately not a maximum length one). In a maximum length 
configuration the minimum number of zeroes adjacent to the 
seed of 15 ones is 14, as can be noted in two of the 
examples in the appendix. 
Feedback shift registers with multiple feedback taps 
(particularly in the order of k/2) are not as easy to 
characterise in general but it can be seen immediately from 
the examples that there is a much higher prevalence of bit 
transitions in the areas adjacent to the seed of all ones. 
In the general characterisation of the CCITT recommended 
sequence it can be seen that a run of pones is always 
followed by a run of (n - 1) zeroes, a result which is 
predictable and therefore detracting from the sequences' 
"randomness". 
In the case of the FSR example having 8 feedback taps the 
number of bit transitions following a run of ones is always 
high with the maximum run of zeroes following a run of k 
ones being equal to the stage number of the first tap which 
is 2 in the case of the sequence I have chosen to use. 
When a run of ones of length less thank (the length of the 
shift register) occurs, the preceding and proceeding 
SEQUENCES CHAPTER 3 - 9 
sections of the sequence become very unpredictable and 
therefore more comparable to a true random sequence. 
Examples are also included of the output of PRBSs with 4 
feedback taps and though they display better sequences than 
the 2 feedback tap versions they do not in general produce 
sequences with as many bit transitions as the 8 feedback tap 
versions do. 
Thus one can see intuitively that the recommendations of 
both Vincent and Horowitz are correct when advocating 
feedback shift registers of at least k/2 feedback taps to 
produce the closest to true random sequences. 
CHAPI'ER 4 
SYSTEM DESIGN 
The functional specifications of the error rate analyser 
have been set out in chapter 2 and this section will focus 
on the hardware and software design aspects. 
4.1. SYSTEM HARDWARE CONSIDERATIONS 
The basic system configuration, shown in figure 4.1, 
consists of a transmitter (which is linked to a microwave 
data link by a CCITT recommended 2 Mbps interface) 
generating test data and transmitting it to a receiver 
across the link being tested. The test data are received 
from the link receiver circuitry, checked and the error 
statistics displayed and stored. 
The statistics calculated at the receiver are also 
communicated back to the transmitter via an RS232 
communications channel where it is displayed. Commands can 
also be issued from the receiver to alter the operation of 
the transmitter. In effect there is a transmitter and 
receiver present on both sides of the link for testing in 
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both directions simultaneously (with corresponding RS232 
communications in both directions). 
DATA LINK RF DATA LINK RF 
TRANSMITTER 23 GHz 'ARRIER RECEIVER 
85 MHz FM 70 MHz FM 
DATA LINK DATA DATA LINK DATA 
CONDITIONING CONDITIONING 
CIRCUITRY CIRCUITRY 
2 Mbps HDB3 2 Mbps HDB3 
WHEN TESTING 
AN ALTERNATIVE 
PSEUDO RANDOM 2Mbps DATA LINK PSEUDO RANDOM 
DATA TRANSMITTER 
- - - - - - - - - - > DATA RECEIVER 
PC BUS 
RS232 DATA LINK 
RS232 COMMS I RS232 COMMS < > 
figure 4.1. Basic system Configuration 
The first decision to make is whether the analyser should be 
a stand alone device or an optional addition to an existing 
system such as an IBM PC. 
To support the functional requirements of the analyser (as 
specified in chapter 2) the following system configuration 
is needed: 
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1) An 80 by 25 CRT display 
2) Long term information must be made available in printed 
form, requiring logging of results to printer or disk. 
3) An RS232 communications link for transfer of data and 
commands across a link from one analyser to another. 
4) A keyboard or keypad for user interaction with the 
analyser. 
The full system requirement is thus shown in figure 4.2. 
+-------------+ +-------------+ 
1 RECEIVER 1 <------------------------ 1 TRANSMITTER 1 I I I I 
+-------------+ +-------------+ 
TRANSMITTER 
RS232 COMMS < 
CRT SCREEN, 
DISK, 
PRINTER, 
KEYBOARD. 
2Mb DATA LINK ps 
RS232 DATA LINK 
> RECEIVER 
RS232 COMMS 
CRT SCREEN, 
DISK, 
PRINTER, 
KEYBOARD. 
figure 4.2. Expanded System Configuration 
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4.2. SYSTEM SOFTWARE CONSIDERATIONS 
Thus, if one considers a stand alone system there will be a 
considerable amount of hardware and software needed to drive 
the screen, printer, keyboard and RS232 link. Whereas, if 
one considers the analyser as an extension card to an IBM 
PC, these peripherals and their BIOS device drivers, 
together with the MSDOS operating system, are already 
available. The BIOS and DOS functions are easily utilised by 
application software to access any peripheral devices in the 
system. 
Due to the open architecture of the PC, specific devices on 
the analyser card can easily be mapped into the I/0 map of 
the PC for ease of access by application programs. 
In conclusion, therefore, the development time, effort and 
cost of a stand alone unit will be much greater than the PC 
based alternative, when a very limited number of units is 
being produced. 
4.3. ANALYSER HARDWARE 
The PC extension card supports two major functions: 
1) To generate data, receive data and count errors. 
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2) To interface the analyser hardware to the PC system using 
the system's data bus, control signals and timing signals. 
There are two possible methods of generating, receiving and 
checking test data. 
Firstly, the PRBS generating polynomial discussed in the 
appendix A can be implemented with feedback shift registers 
clocked at the required frequency, thus transmitting a 
pseudo random data stream to simulate the data stream in a 
live traffic environment. 
The receiver would then receive this pseudo random data 
stream by clocking it into a register. The sequence received 
is then synchronised to the output of a reference PRBS 
generator (identical to the transmitter PRBS generator) and 
the two streams are compared bit for bit. The errors could 
then be registered in a hardware counter, read and displayed 
at fixed intervals by software. 
Secondly, one could use a simulation program such as the one 
discussed earlier in chapter 4 to generate a complete 
pseudo-random sequence in software and store it in memory. 
This would require 8 Kbytes of memory per sequence stored. 
This data could then be accessed via a DMA channel by a 
serial communications chip (or block of circuitry) and 
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transmitted as a pseudo-random bit stream. The reception 
would be the above process in reverse, and comparison of the 
standard sequence to the received sequence could be done by 
software at intervals of one complete sequence with two 
receive buffers being used alternately. 
This second system would work at lower data rates but at 2 
Mbps the system bus bandwidth would not support much more 
than transmission and reception. The maximum rate of DMA 
data transfer on a standard PC bus is of the order of 1 
Mbyte per sec. However, this rate is only achievable in 
bursts which cannot be longer than 72 clocks as a cell of 
the system dynamic RAM must be refreshed within this period. 
Both transmission and reception would require continuous 
rates of 2 Mbit per sec, which thus uses more than half the 
bandwidth available. 
The system must also carry out a real time comparison of two 
million bits every second in software (corresponding to 
comparing two blocks of 256 kBytes of data per sec). If one 
takes 20 clocks for comparison and counting of bit errors 
per byte of data, the comparison procedure will require 5 
million clocks every second, which accounts for 100% of the 
CPU time. 
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The system must further generate a screen display, dump data 
to disk or printer and transfer data across an RS232 link. 
Consequently the second choice may be ruled out. 
Therefore, using the first option, the analyser card 
hardware can be partitioned into the functional blocks shown 
in figure 4.3. 
The extra features of optional error injection (in the 
transmitter) and optional internal loopback (in the receiver 
circuitry) are included to provide a means of connecting 
the receiver section to the transmitter section on the same 
card to inject a fixed amount of errors into the data stream 
at fixed time intervals and verify the operation of the 
analyser card. 
One of the requirements shown in the block diagram is for 
three counters/dividers: one is needed to count the bit 
errors, one to control the error injection process and one 
to generate a timing interrupt for the system. 
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TRANSMITTER 
SECTION 
p 
C 
B 
u 
s 
I/ 
F 
A 
irq 
< 
C data 
E 
inj_ctl 
RECEIVER 
SECTION 
inj tx data 
> ERR INJECT 
tx data 
clock 
> COUNTER 1 < > PRBS GEN < 
> 
COUNTER 2 < TIMING < 
.--__.._ _ __,__~err cnt rxdata 
COUNTER 3 < COMPARATOR <~~~ 
i ref data 
0 t 
C X > REF PRBS GEN 
t C 
1 t clck ctrl 
1 
LATCH RECEIVE SYNCH < 
rx ctl 
'---------> 
lpback-ctl 
E 
X 
T 
E 
R 
N 
I/ 
F 
A 
C 
E 
'------------->---------~ 
figure 4.3. Block Diagram of Analyser Card. 
A general purpose latch is also included for controlling the 
separate functions of the card such as clocking, 
transmitting, receiving, injecting errors, reference 
sequence generating and internal loopback enabling. 
4.4. INTERFACE HARDWARE 
The interface hardware provides two basic functions: 
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1) To buffer the data and control lines from the PC I/0 bus 
so that no more than one TTL load is presented to any line. 
Ref er to the IBM Technical Reference [16]. 
2) To decode the address lines of the PC I/0 bus to give the 
analyser board (and the specific devices thereon) an address 
space within the general PC I/0 map. 
The I/0 address map of the analyser ports, including the 
RS232 ports (which is allocated the primary serial 
communications address space) is shown in figure 4.4. 
I/0 ADDRESS FUNCTION OR DEVICE 
000 - OFF RESERVED FOR PC SYSTEM BOARD 
020 - 03F INTERRUPT CONTROLLER 8259 
31B ANALYSER CARD GENERAL LATCH 
31C - 31F ANALYSER CARD COUNTERS 8254 
378 - 37F PARALLEL PRINTER PORT 1 
3BO - 3BF MONOCHROME DISPLAY CARD 
3DO - 3DF COLOUR GRAPHICS CARD 
3F8 - 3FF SERIAL COMMUNICATIONS PORT 1 
figure 4.4. I/0 Address Map 
There are two interrupt vectors which will be changed to 
point to application routines: 
1) The IRQJ interrupt, specified in the IBM Technical 
Reference for secondary serial communications, is used by 
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the analyser card to signal that its counters need to be 
read. 
2) The IRQ4 interrupt, specified for primary serial 
communications, is used by the RS232 card at the transmitter 
to signal that a communications byte has been received from 
the opposite end of the link (where the PRBS stream is 
received). 
The IRQ4 interrupt service routine need only respond before 
the duration of the reception of a further byte. The IRQ3 
interrupt is timed to read the error counter on the analyser 
card at 10 msec intervals (100 readings thus making up one 
second of error readings). The IRQ3 interrupt is thus given 
a higher priority than the IRQ4 on the 8259 system interrupt 
controller. 
The interrupt vectors used and their addresses in low memory 
are listed in figure 4.5. 
VECTOR NO. ADDRESS FUNCTION 
OB hex 2C - 2F SECONDARY COMMUNICATIONS 
oc hex 30 - 33 PRIMARY COMMS (ANALYSER CARD) 
figure 4.5. Hardware Interrupt Vector Listing 
CHAPTER 5 
CIRCUIT DEVELOPMENT 
The overall design of the error rate tester is partitioned 
into four functional blocks: 
1) The test data generation and transmission block consists 
of a pseudo random sequence generator (using feedback shift 
registers) and a clock generator. A section of circuitry 
injects periodic errors into the transmitted data stream. 
This addition is used to verify the operation of the bit 
error rate analyser during initial loopback testing and also 
during normal operation. 
2) The receiving block receives and clocks the incoming PRBS 
data, checks for a synchronisation word to synchronise and 
immediately compare the sequence received against a 
reference sequence. 
3) The system interface block provides buffering and 
decoding from a PC system I/0 channel in order that the 
analyser board may be accessed by application software 
running on the system. 
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4) The external interface block provides appropriate signal 
conditioning and connections according to the specifications 
of the link as specified in reference 4. 
5.1. SEQUENCE GENERATOR 
The generation of the pseudo random bit sequence is broken 
up into 3 sections: the clock generation, the feedback shift 
register and the error injection circuitry. 
5.1.1. Clock 
The CC ITT clock specification [17] for the link is 2048 kbps 
± 50 parts per million.The clock generator used in this 
project (as shown in figure 1 of Appendix I) is an 
adaptation of a crystal oscillator circuit design used by 
Matthys [18 ] and it is basically a standard TTL inverter 
feedback oscillator with trimming capacitors. 
Matthys [19] specifies a frequency stability for the TTL 
inverter oscillator of 1 ppm per supply volt swing using 1 % 
tolerance resistors and a crystal with a 0.5 ppm change in 
frequency over the operating temperature range. The 
operating temperature range of the PC is defined by the IBM 
Technical Reference [WJ as 15 to 32 degrees centigrade. 
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This crystal oscillator circuit has a stability of the order 
of 8 ppm under normal operating conditions which is well 
within the CCITT recommended limits quoted above. 
To fulfill all the criteria of a full error rate tester the 
clock should be of high stability, temperature compensated 
crystal oscillator with the ability to introduce calibrated 
amounts of clock jitter. This capability has not however 
been included as the development of a precision jitter 
signal generator was envisioned as a seperate project which 
could interface to this one. 
The CCITT specified lower limit input jitter tolerance [n] 
is 1.5 UI (unit interval, see Appendix L for definition) at 
jitter frequencies from 20 Hz to 2400 Hz and 0.2 UI at 
frequencies above 18 kHz. 
CCITT studies have shown that jitter measurements can be 
influenced by the fact that the data transmitted is pseudo 
random as opposed to live traffic [22 ]. The exact correlation 
between these two conditions has yet to be studied in depth 
but the present recommendation for pseudo random patterns is 
a maximum peak to peak output jitter of 1 UI [23 ] which the 
unit again easily achieves. 
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The waveform at the crystal is squared off and buffered by a 
third inverter and then buffered and divided by a 74ls73 
providing the clock and inverted clock necessary for 
transmission and error injection on the board. A further 
divide by 2 gives the clock necessary for the timing 
interrupt circuitry. 
5.1.2. Feedback Shift Register 
In the general theory and modelling of feedback shift 
registers (FSR's) in chapter 3 the shift register has been 
modelled as having a starting seed of all ones and a linear 
summing feedback circuit consisting of exclusive OR gates. 
In practice, however, the easiest reset condition of a shift 
register is the all zeroes vector. In conventional FSR's 
this seed gives a sequence of one step only. However, if one 
uses exclusive NOR gates in the feedback stages and inverts 
the final output the sequence obtained is the same as the 
one modelled with the advantage thar the reset circuitry is 
greatly simplified. 
Two 8 bit parallel out shift registers, 74LS164's, are 
cascaded and the last output left unused to give the 
necessary 15 stages as shown in the fixed polynomial 
generator in the circuit diagram figure I.1. 
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5.1.3. Error Injection 
A facility is provided whereby an exact amount of errors can 
be periodically injected into the transmitted stream so that 
self-verification of the bit error rate analyser unit can be 
performed. 
The injection circuitry is shown in figures 1 and 3 of 
Appendix I and is achieved by using one of the counters on 
the 8254 timer device. The clock for the counter is the 
inverted transmit clock and the counter is programmed to be 
in the interrupt mode where on count termination it produces 
a pulse on its output pin that is one clock period long. The 
counter then reloads the initial count value and repeats the 
process. 
The pulse produced by the counter is fed to one input of a 2 
input EXNOR gate where it is used to selectively invert the 
transmitted stream of data produced by the PRBS generator 
thus injecting a very defined number of errors per second 
(set by the start value of the counter which is 
programmable). 
The waveforms produced can be seen in figure 5.3. with INJ 
being the injection pulse produced by the 8254 and DIN and 
DOUT being the data stream before and after the error 
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injection respectively as shown on the circuit diagram in 
figure 1 of Appendix I. 
5.2. RECEPTION 
The receiver section is divided into four sections namely: 
data stream reception, data stream synchronisation, 
reference generation and data stream comparison with error 
counting. 
5.2.1. Incoming Stream 
The PRBS data are in HDB3 encoded form according to CCITT 
specifications (24 1 for a 2 Mbps data link. Since each 
analyser card has a transmitter and a receiver, the decoding 
and encoding are implemented by a special codec chip, the 
MV1441, from Plessey Semiconductors . The clock recovery is 
achieved internally with the two TTL constituent parts of 
the received HDB3 signal (A and B signals shown in appendix 
K) OR'ed together to give a TTL signal with at most two bit 
periods with no transition. This signal is synchronised to a 
16.384 MHz crystal clock in a divide by 8 phase lock loop. 
The resultant clock is in phase with the received data and 
has a high jitter tolerance (theoretically 1/16 of the clock 
frequency) . 
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The HDB3 codec circuitry is shown in figure 4 and the 
receiver circuitry in figure 2 of Appendix I. 
TTL level signals are also made available at the external 
interface (for unit self-testing purposes or for links which 
do not utilise HDB3 encoding) but no clock recovery 
circuitry is provided for the straight TTL interface on the 
board so clock and data signals are necessary to use this 
interface. 
The incoming stream is clocked into a 16 bit shift register 
(2 cascaded 74ls164's) provided the master receive enable 
line (RX-SR-EN in figure 2 of Appendix I) has been enabled. 
5.2.2. Synchronisation 
Synchronisation is defined here as the synchronisation of 
the incoming data stream to a reference stream generated by 
the receiver. 
Conceptually synchronisation can be done once, when 
receiving a recognised pattern or "synch word" for the first 
time and the two streams should stay in synchronisation from 
then on as they are clocked by the same clock. However, when 
operating in an environment with a large amount of 
electromagnetic interference a receiver clock glitch could 
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be induced which could throw the reference one state ahead 
of the incoming stream. It is thus seen as advisable to 
resynchronise the two streams once every sequence period 
when the synch word is repeated. This occurs once every 
32767 bits or 64 times a second at a data rate of 2 Mbps. 
The seed chosen for the sequence is the all ones state but 
if this is used as a synch word, one finds that there are 
many possible instances on a link where all ones could 
occur. For instance many links implement an all ones state 
when the link is idle and thus if the transmitter on the 
opposite end of the link is not enabled a continuous stream 
of ones may be received. 
A better approach is thus to look for a longer synch word by 
checking before and after the all ones vector for the zero 
bit that must be present on either side of it. The very 
first synch word received after transmission starts can 
still be identified correctly (even though it may not have a 
preceding zero) and resynchronisation will be surer. 
To implement this synchronisation format (as shown in figure 
2 of Appendix I) one has to monitor 16 bits instead of 15 
and to check for two successive patterns being firstly a 
zero followed by 15 ones, and secondly 15 ones followed by a 
zero. This two phase synchronisation is done to prevent 
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glitch errors in comparitor from being counted when the 
reference generator is reset with its synch pulse. The 
reference PRBS generator is thus reset by recognition of the 
first pattern and enabled by recognition of the second. 
The enable line to the error counter is also disabled and 
then enabled during resynchronisation to prevent spurious 
errors being counted during the resynchronisation process. 
This enabling and disabling is controlled by an RS flip flop 
with the Rands inputs being gated by the positive and 
negative receive clock edges respectively to prevent 
glitches. This flip flop is designed so that the reset pulse 
will disable the receive clock feeding the receiver 
reference generator resetting it on the last bit of the 
previous sequence. The flip flop will then enable the 
reference generator and the clock feeding it as well as the 
error counter gating input. These three actions are all 
carried out at the same time (on the first bit of the next 
received sequence) so that the first bits of the two 
sequences are compared synchronously (the reference is 
clocked one stage as soon as the clock is enabled because it 
is leading edge sensitive). 
From the above explanation one can deduce the need for two 
signals to be derived from the receiver shift register. One 
must consist of 15 ones followed by a zero and the other 
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must consist of a zero followed by 15 ones. Both are gated 
by the receive clock to ensure that they are synchronous 
signals. 
The equation for the reset line in figure 2 of Appendix I is 
thus 
RESET= Ql4.Ql3.Ql2.Qll.Ql0.Q9.Q8.Q7.Q6.Q5.Q4.Q3.Q2.Ql,QO + 
Ql5 + CLOCK 
and the equation for the set pulse is 
SET= Ql5.Ql4.Ql3.Ql2.Qll.Ql0,Q9.Q8.Q7.Q6.Q5.Q4.Q3.Q2.Ql + 
QO + CLOCK. 
But since one wants to generate both pulses with common 
circuitry one extracts a common term (output Ul8 in figure 
I. 2). 
COM= Ql4.Ql3.Ql2.Qll.Ql0.Q9.Q8.Q7.Q6.Q5.Q4.Q3.Q2.Ql 
and thus U28 output 
RESET= COM+ QO + Ql5 + CLOCK 
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and the set pulse becomes 
SET= COM+ QlS + QO + CLOCK 
A timing diagram of the relationship between the pulses 
RESET and FFSET (called SET in the circuit diagram) and the 
received data (DREC) and reference data (DRGEN) is shown in 
figure 5.1 (these signals are also shown in the circuit 
diagram figure 2 of Appendix A). It can be seen that this is 
the first synch word to be received, since the reference 
generator is reset in the first half of the diagram and the 
comparator line CLKl has half the bits received in error 
(although the gate for the error counter is low, disabling 
it) . 
In the same diagram it can be seen that the reference 
sequence (DRGEN) is bit synchronised to the incoming 
sequence (DREC) and that in terms of the error detector 
synchronisation takes place before the all ones vector is 
compared between the two sequences. 
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figure 5.1. Receiver flip flop timing diagram 
A clearer picture of resynchronisation (when the synch word 
is not the first to be received) is shown in figure 5.2; it 
can be noted that the error generated (on CLKl) by the reset 
pulse is gated and therefore not counted. 
If there are errors in the block of 15 ones in the synch 
detect word then there will be no reset or start operation 
caused by the synch word at the end of the incoming 
CIRCUIT DEVELOPMENT CHAPTER 5 - 13 
sequence. However, the receiver PRBS generator will 
automatically cycle and restart the sequence which should be 
in phase with the incoming sequence as long as no receive 
clock glitches have caused the reference sequence to become 
one step ahead of the incoming sequence. 
In the case of a clock glitch occurring during a sequence 
there will be a very high error reading for the duration of 
the present sequence until the next synch word 
resynchronises the generator (as the resynch occurs roughly 
64 times every second at 2 Mbps data rate this should not 
cause too marked an effect in long term monitoring). 
If the error in the synch word occurs in the leading zero 
then the generator will not reset but will automatically 
restart its sequence and count the single bit error. 
If the error occurs in the lagging zero of the synch word 
then the generator will reset but not start up again and 
there should be 16383 bit mismatches in the duration of the 
next sequence. None of these should, however, be counted as 
errors because the gate of the error counter will have been 
reset and will not be set again until the next resynch. 
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figure 5.2. Resynchronisation timing diagram 
The only other possible synchronisation error which can 
occur is when a false synchronisation word sequence is 
created by bit errors in the normal sequence in which case 
the generator will be out of synch with the incoming data 
stream and a high error count will occur until the next 
resynch. 
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If the error rate on the link is very high then the 
probability of this synch error occurring will be higher and 
the error readings will tend to wander up and down. In 
measurement observation this false synchronisation has only 
been seen to occurr when the amount of errors injected into 
the stream is of the order of 1000 ppm. Accurate measurement 
of error statistics this high are not of practical 
importance as the link would be too degraded to support any 
practical communications. 
5.2.3. Reference Generation 
The reference pseudo random sequence generator (see figure 2 
of Appendix I for the circuit diagram) in the receiver is 
basically the same circuit as its transmitting counterpart. 
The only difference is that the reset and clock inputs are 
taken from the synchronisation circuitry and it is generally 
only reset by this circuitry although the whole 
synchronisation and reference generation section may be 
reset by software at shutdown. 
It is not necessary for the output of the reference 
generator to be inverted because it is compared to an 
inverted version of the received PRBS data as shown in the 
circuit diagram. 
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figure 5.3. Error injection and counting waveforms 
5.3.4. Correlation 
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Figure 2 of Appendix I shows that the output of the 
reference generator and the inverted incoming data are 
compared by an EXNOR gate whose output is gated by the 
positive going clock pulse of the receive clock to prevent 
glitches (which could result from any phase difference 
between the received data and the reference data). 
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The detection of an injected error while operating in 
loopback mode can be seen in figure 5.3 where the error 
injecting pulse INJ forces a bit inversion error into the 
bit stream DIN which becomes DOUT (with signal naming as in 
the circuit shown in figure I.1 of Appendix I). The bit 
stream is transmitted, looped back and received. The 
received stream is DREC and 15 clock cycles after the error 
injection pulse INJ occurs in real time there is a 
difference between DREC (the received data) and DRGEN (the 
reference). The circuit for these signals may be seen in 
figure 2 of Appendix I. The difference between DREC an DRGEN 
is picked up by the comparator whose output is COMP and 
since the difference in streams occurs for a full bit 
duration and is not a glitch (as can be seen earlier on the 
COMP line resulting from a slight phase difference between 
DREC and DRGEN) an error count is pulsed by the positive 
going receive clock onto CLKl (the error counter input 
clock). 
5.3. SYSTEM INTERFACE 
The object of this circuitry is to interface the bit error 
rate analyser card to the general I/0 bus of a personal 
computer. Control and data lines are buffered and addresses 
are decoded to map the ports on the analyser board to 
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specific I/0 system addresses so that they are accessible by 
programs written on the PC. 
5.3.1. Buffering 
The circuit diagram of the buffering of the system data bus 
and accompanying control lines is shown in figure 3 of 
Appendix I. 
The data bus is buffered by a 74ls245 bidirectional octal 
transceiver with the direction of buffering enabled being 
selected by the I/0 channel read line (IOR). Thus when the 
IOR line is pulsed low the CPU of the PC accesses the board. 
There is also a buffer enable line which is only enabled 
when an address within the address space of the board is 
accessed. 
Address lines that are not decoded (and thus utilised for 
addressing on board) and control signals are buffered by a 
74ls244 which is permanently enabled. 
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5.3.2. Decoding 
3 programmable counters to count errors, to software control 
injection of errors and to generate a general timing 
interrupt are required. A general 8 bit latch is used to 
control the functioning of the board. 
The error rate analyser board I/0 ports are mapped to the 
top end of the PC I/0 addresses which has been allocated for 
board prototyping (i.e. the addresses from 318H to 31FH). 
The reset latch resides at 31BH and the registers of the 
8254 programmable counter reside from 31CH to 31FH. 
5.4. EXTERNAL INTERFACE 
Physically the board is interfaced to the outside world by 
card mounting a 9 pin D connector with pin assignments shown 
in figure 5.4. The CCITT recommends using HDB3 encoding for 
data links at 2 Mbps [25] which is made available, taking 
four pins for the two balanced lines. In addition, it was 
found useful to have TTL level clock and signal available 
for a short cable length to a link which uses NRZ data or to 
a simple cable link. This requires another four lines for 
input, output and clocks. 
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pin 1: 
pin 2: 
pin 3: 
pin 4: 
pin 5: 
pin 6: 
pin 7: 
pin 8: 
pin 9: 
HDB3 TRANSMIT 
HDB3 TRANSMIT 
HDB3 RECEIVE 
HDB3 RECEIVE 
GND 
2 Mbps TTL transmit data stream 
2 MHz TTL 50% duty cycle transmit clock 
2 MHz TTL 50% duty cycle receive clock 
2 Mbps TTL receive data stream 
figure 5.4. 9 pin D connector pinout 
The pinout does not conform to any standard. An adapter is 
also included to convert the balanced lines from D connector 
to 2 BNC sockets as shown in figure 8.1. 
The external line driving circuit (as shown in figure 4 of 
Appendix I) supporting the MV1441 is basically as 
recommended in the application notes (see Appendix K) with 
the dual polarity outputs (amplified by the 2 transistors) 
driving either side of a balanced line transformer (which is 
wound by hand on an RS RM6 core) giving the required 3 level 
balanced line output. 
For a full specification of HDB3 encoding see CCITT 
recommendation G. 703 Annex A [26 1. 
The input circuitry is symmetrical to the output with the 
balanced line transformer driving 2 transistors, which 
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provide the chip with the 2 constituent TTL parts of the 
HDB3 signal (the waveforms can be seen in Appendix K). 
The complete external interface circuit is shown in figure 4 
of Appendix I. Note that the loopback enable pin from the 
MV1441 is taken back to the reset latch to allow software 
switchable internal loopback on the card. 
5.5. COMMUNICATIONS HARDWARE 
A general purpose asynchronous communications card with 25 
pin D connector RS232 output (only transmit data, receive 
data and ground lines are utilised) is used for the 
communications hardware. The following options are set: 
1) The address space of the card is selected to be 3F8 hex 
to 3FF hex (being the primary serial communications 
address). 
2) The interrupt request line used is selected as IRQ4 
because the analyser card generates an interrupt on IRQ3. 
Interrupt contention is discussed in the relevant software 
section in chapter 7. 
3) The baud rate is fixed at 2400 baud. 
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5.6. PHYSICAL DEVELOPMENT 
The prototype hardware was built using a PC-35 wire wrap 
prototyping extension card. All the initial analyser 
hardware and low level programming was developed and tested 
on this prototype card. 
The final version of the analyser card had its schematic 
diagrams (seen in Appendix I) captured using the PC-CAPS 
utility of the P-CAD packages [27] . 
figure 5.5. Circuit cards used in the project. 
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The printed circuit board outline, taken from the PCB layout 
file designed using PC-CARDS, is included as figure 5 of 
Appendix I to show evidence of the work done in providing a 
final working model of the error analyser board. Four such 
boards were manufactured from plo~s (using PC-PLOTS) of the 
double sided pcb track layout. 
The final printed circuit analyser board is seen in figure 
5.5 alongside a serial communications card and below the 
prototype card. The PCB version is configured for the CCITT 
recommended sequence and has the CCITT recommended HDBJ 
encoded balanced line signals at the output. An adapter 
converts from a D-connector to 2 BNC sockets. NRZ signals 
are also present on the 9 pin D-connector. 
CHAPl'ER 6 
SOFTWARE DEVELOPMENT 
The objective of the software is to allow the setting up of 
the test mode and display of bit error rate statistics. 
There are 2 methods of implementing this software. The first 
is to write a large monolithic program which sequentially 
polls all the possible data inputs (eg. user keyboard entry, 
RS232 communications reception, bit error rate reading on 
the analyser card etc.) and takes the appropriate action. 
This type of program would be extremely hard to maintain. It 
would also be difficult to find a particular bug in the 
program because trace execution of each particular function 
would be very difficult. 
The second and more logical solution is to use a modular 
layered structure. Each procedure is developed and debugged 
separately and only when all the modules are tested and 
working then are they all linked together. The individual 
modules intercommunicate through a shared data structure. 
Furthermore the event driven procedures (reception of an 
RS232 communications byte, reading of the bit error rate 
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counter at a timed interval) are accessed by the interrupt 
service routines (ISRs), thus executing independently of the 
main user interfacing program. 
6 • 1 • DATA STRUCTURES 
The following data structures are declared and accessed by 
more than one module: 
1) A status and control structure for the analyser card. 
2) An RS232 communications received buffer. 
3) The overall unit operational status structure. 
4) The bit error rate statistics data structure. 
The data flow between the major functional modules is shown 
in figure 6.1. 
6.2. SOFTWARE FUNCTIONAL MODULES 
The overall objective of the software is thus to implement a 
menu-based controlling, recording and logging program to 
interface with the hardware developed and to implement easy 
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user manipulation and configuration of the device as a test 
instrument. 
INITIALISATION AND CONTROL 
OPERATIONAL PARAMETER 
CHANGING ROUTINES DATA 
I \ 
CONTROL 
DATA 
ANALYSER STATUS AND 
CONTROL DATA STORAGE 
I \ 
CONTROL 
DATA 
USER INTERFACE WITH 
SCREEN DISPLAY OF BER 
STATISTICAL DATA =< 
AND OPERATING MENUS DATA 
I \ I \ USER 
SCREEN 
DATA DATA 
STATISTICAL DATA COMMS DATA 
STORAGE >= 
I \ 
BER DATA 
ISR TO READ BER BER DATA 
DATA FROM ANALYSER ~< 
CARD COUNTERS 
figure 6.1. Data Flow Diagram. 
DATA REGISTERS ON 
>= ANALYSER CARD 
RS232 COMMUNICATION 
ISR TO RECEIVE DATA 
COMMS D 
\ I 
RS232 COMMUNICATION 
RECEIVED DATA STORA 
I 
I KEYBOARD BUFFER 
RS232 COMMUNICATION 
TRANSMIT ROUTINE 
BER COUNT REGISTERS 
ON ANALYSER CARD 
TRANSMIT 
PRBS 
I=====> 
DATA 
s RX 
<=== 
DATA 
ATA 
s 
GE 
< 
s 
USER 
INPUT 
TX 
> 
DATA 
RECEIVE 
PRBS 
<==== 
DATA 
From figure 6.1 the software can be partitioned into 4 
functional sections namely: 
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1) User interface routines which provide all the high level 
menus to access the control routines and generate the 
display of statistical information as shown in figure 6.3. 
2) The controlling routines to provide the direct access to 
the test unit for initialisation and changing of the 
operating mode of the analyser. These involve bit or byte 
manipulation of the data transferred. 
3) Hardware interrupt servicing routines (ISRs) to provide 
fixed timing for the reading of the error counter and to 
fetch and store data and commands received over the RS232 
communications channel. 
4) Across link communication routines which control the 
transfer of data and commands on the communications channel. 
These routines are often called from menu routines to 
implement commands on the opposite end of the link. 
The development of the software is covered in the above 
order after a short section describing the compilers and 
libraries used. 
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6.3 ENVIRONMENT 
The software was developed on a personal computer running 
under DOS version 3. 20 [28 ] and it consists of programs 
written at three levels: applications, system and device 
drivers. The application layer consists of menu generating 
procedures, user input or output, file creation and logging, 
etc. The system layer controls the hardware designed or any 
other devices within the system. The drivers involve direct 
bit and byte manipulation and actual device addressing and 
control thereof. 
When approaching all programming problems the following 
order of possible methods ( as recommended by IBM [29]) is 
tried: using high level language library functions; using 
DOS interrupt functions supplied by the operating system; 
using BIOS function calls existing in ROM on the machine; 
if it is not possible to achieve by any of the other 
methods, direct Assembly Language programming of the 
specific devices to be accessed. The hierarchy of software 
levels is shown in figure 6.2. 
With the high and intermediate level the C programming 
language is generally used; low level routines are 8086 
assembly language based. 
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HIGH LEVEL APPLICATION PROGRAMS 
INTERMEDIATE LEVEL INTERMEDIATE LEVEL 
APPLICATION SOFTWARE LIBRARY ROUTINES 
DOS FUNCTIONS - TRANSIENTLY RESIDENT IN RAM 
LOW LEVEL LOW LEVEL BIOS ROUTINES 
APPLICATION SOFTWARE LIBRARY ROUTINES PERMANENT IN ROM 
figure 6.2. Software Hierarchy. 
The individual c language procedures (especially the high 
level routines) were developed and tested in the Turbo-C 
integrated environment[~] because of the ease and speed of 
recompiling, linking and running (for testing purposes) 
programs from the same development environment. 
The intermediate and low level modules and the integrated 
modules, comprising C routines and 8086 assembly language 
routines, were compiled to object modules using the 
Microsoft c compiler version 4. o 131 ] and the Microsoft macro 
assembler version 3. 50 (32]. The final executable files were 
produced by the Microsoft linker version 4. o [33 1. The 
Microsoft system was used for the final linked versions of 
the software because of the powerful Microsoft windowed 
symbolic debugger program, Codeview [34]. This debugger was 
used extensively when developing the final linked version of 
the program due to the capability of tracing execution in 
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the C source code and the linked assembly source routines at 
the same time. 
The basic libraries used in the C programs are from the 
standard small memory model C libraries with enhanced 
library functions such as windowing and file manipulation 
routines coming from the c TOOLS PLUS [35 ] libraries. 
The screen generation of tables and menus requires the 
installation of the ANSI driver on system startup (this can 
be specified is the system CONFIG.SYS file) and a copy of 
ANSI.SYS must be present in the root directory [J6J. 
The calls between the c modules and the assembly routines 
were done using standard C calling procedures and stack 
usage as defined by the Microsoft c manual [37]. 
The software was developed inthe following order: 
a) The assembler initialising routines and analyser card 
accessing routines listed in Appendix F. 
b) The main user interfacing routines listed in Appendix c. 
c) The supplementary menu window routines listed in Appendix 
D. 
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d) The RS232 communications channel initialising and 
accessing assembler routines listed in Appendix G. 
e) The calls to the RS232 communication routines from the 
user interfacing procedures in Appendix C. 
f) The logging menu and file managing routines listed in 
Appendix E. 
6.4. USER INTERFACING ROUTINES 
User interfacing takes three forms, namely: the printing of 
the tables of statistical values (one table for the 
transmitter and one for the receiver) the pop-down menu 
windows for operating parameter alteration and the logging 
to disk or printer of specific results when necessary. 
6.4.1. The tables 
An example of the tables is seen in figure 6.3 and one can 
see at a glance that all the preferred formats of 
statistical bit error rate reporting are represented here at 
the same time. 
The left hand table is defined as the bit error results for 
the received data stream. Similarly, the right hand side of 
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the screen is defined as being the bit error statistics for 
the transmitted data stream (received via the RS232 link). 
There is also a message and status box in the lower part of 
the screen where messages related to current operations are 
displayed (errors are being injected, the program is logging 
results etc.) as well as general error messages (no analyser 
card in the system). 
The source code for generating the tables uses ANSI escape 
sequences for cursor positioning and standard ASCII box 
drawing characters are used to generate the table outlines 
and divisions. The source is listed in Appendix D. 
6.4.2. Menu windows 
The windows are created and displayed using predefined 
structures and functions supplied with the c TOOLS PLUS 
supplementary libraries for Microsoft C. The structures for 
each window are first created in memory. They can then be 
written to, updated, displayed on the screen, removed from 
the screen and finally, if not needed again, destroyed. 
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RECEIVER TRANSMIT Variable Value Units Variable Value Units 
SAMPLE TIME 5 SECS SAMPLE TIME 5 SECS SECS IN RUN 20 SECS SECS IN RUN 20 SECS THRESHOLD T 1 ERRS THRESHOLD T 0 ERRS SECS ABOVE T 20 SECS SECS ABOVE T 0 SECS SECS BELOW T 0 SECS SECS BELOW T 20 SECS ERRORED SECS 20 SECS ERRORED SECS 0 SECS ERR FREE SEC 0 SECS ERR FREE SEC 20 SECS PERCENT EFS 0 PCNT PERCENT EFS 100 PCNT PCNT ERR SEC 100 PCNT PCNT ERR SEC 0 PCNT ERR PPM NOW 15.4297 PPM ERR PPM NOW 0.0000 PPM TOTAL ERRS 633 ERRS TOTAL ERRS 0 ERRS AVERAGE PPM 15.4541 PPM AVERAGE PPM 0.0000 PPM 
« ANALINK » 
<INJECTING> <LOGGING> <RUNNING> <INJECTING> 
figure 6.3. Statistical tables screen. 
Because each window is a separately defined structure and a 
record is kept of which windows are being displayed, the 
windows can open up over other windows on the screen and 
when removed, the previous contents of the screen will be 
redisplayed. The windows can also be written to and then 
displayed as the display command simply copies the window 
structure directly to the display memory of the current 
page. 
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Information is passed as parameters to the menu window 
routines as to which side of the screen to display the 
window on (transmitting or receiving). The options currently 
available to the user from that menu are displayed according 
to a set of globally defined flag variables. These flag 
variables all have names of the form "???*_flag" as can be 
seen in the source code for the menu routines in Appendices 
c and D. 
The menu windows pop down over the tables as shown in 
figures 6.5 and 6.6 and each of the menus have a separate 
function. The first menu reached in the program is MENU 1, 
from which one can start or stop transmission or reception 
of pseudo-random data over the channel associated with that 
side of the screen. The program always starts up in MENU 1 
RX (left hand side of the screen) and can only exit through 
one of the MENU l's. The accessibility path between menus is 
shown in figure 6.4 which shows direction of accessibility. 
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START/END ~< 
MENU 1 TX 
STAT TABLE~<===== 
[>i INJECT TX 
>4 SAMPLE TX 
[>1THRESHOLDRXI 
figure 6.4. Menu connectivity diagram. 
MENU 2 controls the actual commands to display, inject, log, 
and toggle between sides of the screen. The other menus 
control functions such as setting of parameters for error 
threshold, sample time, error injection rate and logging 
file names. 
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RECEIVER TRANSMIT 
Variable value Units variable Value Units 
SA ECS SAMPLE TIME - SECS 
SE ENTER ECS SECS IN RUN - SECS 
TH RRS THRESHOLD T - ERRS 
SE T TO TRANSMIT ECS SECS ABOVE T - SECS 
SE ECS SECS BELOW T - SECS 
ER R TO RECEIVE ECS ERRORED SECS - SECS 
ER ECS ERR FREE SEC - SECS 
PE Z TO END CNT PERCENT EFS - PCNT 
PC CNT PCNT ERR SEC - PCNT 
ER PM ERR PPM NOW - PPM 
TO RRS TOTAL ERRS - ERRS 
AV PM AVERAGE PPM - PPM 
« ANALINK » 
DEVICE NOT CONNECTED PLEASE END ! 
"==~~~~~~~~~~--~~~~-MESSAGES~~~~~~~~~~~~~~~~~"""" 
figure 6.5. Receiver window menu 1. 
RECEIVER 
I 
TRANSMIT 
I 
variable Value Units Variable Value Units 
SAMPLE TIME 5 SECS SA ECS 
SECS IN RUN 65 SECS SE ERROR INJECTION MENU ECS 
THRESHOLD T 1 ERRS TH RRS 
SECS ABOVE T 65 SECS SE ENTER ECS 
SECS BELOW T 0 SECS SE ECS 
ERRORED SECS 65 SECS ER A FOR APPROX 1 ERR/ 64Kb ECS 
ERR FREE SEC 0 SECS ER B FOR APPROX 2 ERRORS ECS 
PERCENT EFS 0 PCNT PE C FOR APPROX 5 ERRORS CNT 
PCNT ERR SEC 100 PCNT PC D FOR APPROX 10 ERRORS CNT 
ERR PPM NOW 15.3320 PPM ER E FOR APPROX 100 ERRORS PM 
TOTAL ERRS 2048 ERRS TO RRS 
AVERAGE PPM 15.3846 PPM AV PM 
I I 
« ANALINK » 
,._~~~~~~~--~~~~~~~-MESSAGES~~~~~~~~~~~~~~~----'"""" 
figure 6.6. Transmit window inject menu. 
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6.5. RS232 COMMUNICATION ROUTINES 
As explained in chapter 5 the analyser must not only 
generate pseudo random test data, receive the test data and 
calculate and display the BER statistics for the 2 Mbps link 
being tested but also communicate the calculated statistics 
back to the transmitter where they will also be displayed. 
This configuration is shown in figure 6.7. In testing a 
duplex link this process is active in both directions at the 
same time. 
+-------------+ DUPLEX MODE LINK +-------------+ 
: RECEIVER :<------------------------: TRANSMITTER i 
+-------------+ BEING TESTED +-------------+ 
I 
I 
I 
2Mbps DATA LINK 
TRANSMITTER 1---------------> RECEIVER 
BEING TESTED 
RS232 DATA LINK 
RS232 COMMS <========================> RS232 COMMS 
figure 6.7. Inter-System Communication Configuration 
The three functions of the communications routines are 
initialisation, transmission and reception. 
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6.5.1 Initialisation 
The initialisation of the serial communications card is done 
by this routine and the default communications format used 
at present is 2400 baud, no parity bit, one stop bit. 
However, the software is written so that the communications 
format can easily be changed. 
The initialising routine also loads the address of the RS232 
communications hardware interrupt service routine into the 
table of vectors in low memory and enables the interrupt, 
both on the communications card and on the 8259 
communications controller. 
The initialising routine is written in Assembly Language 
because low level programming is needed to access and 
program the serial communications chip on the RS232 card. It 
should be noted that the BIOS asynchronous communications 
routines available do not enable interrupts from the RS232 
card. 
The assembly language source code for the initialisation 
routine is listed in Appendix Gas "init2". On exiting the 
program the vector table and interrupt status of the machine 
is restored to its original status by the "xit2" routine in 
the same appendix. 
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6.5.2. Transmitting 
The RS232C based transmission of data or commands (to alter 
operating parameters e.g. such as error injection) from one 
analyser card to another is carried out by an Assembly 
Language routine. The complete message to be transmitted (in 
the message format shown in figure 6.9) is passed as two 
word parameters on the stack in the standard C parameter 
passing sequence as defined in the Microsoft c Manual [38]. 
The transmitting routine is called from every menu that 
passes commands to the other side of the link and also from 
the controlling statistical procedure which passes the error 
reading results as soon as they are available (once every 
second of measurement time). 
The assembly language source code for the transmitting 
routine is listed in Appendix Gas "trx_buf". The routine is 
called from menu routines in the main user interfacing 
module listed in Appendix c. 
6.5.3. Receiving 
The asynchronous communications receiver is programmed to 
interrupt on reception of a byte by the initialisation 
routine called from the main C module. The operation of the 
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hardware service interrupt routine servicing this interrupt 
is described in the section headed IRQ4 in this chapter and 
the assembly language source code is listed in Appendix Gas 
"COMS RD". 
6.6. CONTROLLING ROUTINES 
The control routines provide the direct access to the test 
unit for initialisation and changing of operating parameters 
and involve bit or byte manipulation of the data 
transferred. 
The general reset latch is the address most often accessed 
by the control routines and the bit control of the register 
is broken up as in figure 6.8. 
At start up the byte wide reset latch (or control register) 
is initially set to FF hex by default, as the data bus 
buffer output on the analyser card will be open circuit 
during the power up operation. The first operation is to 
ensure that the latch is reset to the all ones state. 
The next task performed on startup is to test whether there 
is an analyser card in the system. The "dev test" routine 
starts the transmitter clock on the card, enables the 
interrupt generating counter and continually reads the 
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counter to make sure it is counting. If it is not then the 
routine has a time-out after which a message is displayed in 
the message box on the screen informing the user of the 
fault. 
BIT NO CONTROL FUNCTION 
0 TRANSMIT SHIFT REGISTER RESET 
1 SYNCHRONISATION FLIP FLOP RESET 
2 RECEIVER SHIFT REGISTER RESET 
3 TRANSMIT CLOCK RESET 
4 ERROR INJECTION RESET 
5 INTERNAL LOOPBACK RESET 
6 NOT USED 
7 NOT USED 
figure 6.8. Reset latch bit control 
In the C global data definitions the variable used as the 
reset latch mask is declared as an unsigned char (i.e. one 
unsigned byte). The relevant byte values for setting 
specific control bits are all declared as constants in the 
main program header and these values are logically AND'ed or 
OR'ed with the current mask value to produce the required 
new byte value to be output to the reset latch by the 
general output port data transfer function outp(). 
The global latch mask is updated by either the menu 
functions listed in Appendix C or the RS232 communications 
receive ISR listed in Appendix G which updates the mask 
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according to information received from the opposite end of 
the link. 
6.7. INTERRUPT SERVICE ROUTINES 
There are two operating hardware interrupt requests 
generated by the extension cards in the system: IRQ3 
(interrupt request 3) generated by the analyser card and 
IRQ4, generated by the asynchronous communications card. 
6. 7 .1. IR03 
IRQ3, generated by the timer chip on the extension card, is 
a request for the error counter on the analyser card to be 
read once every 10 mSec. 
The value of 10 mSec is chosen on the basis of preventing 
overflow in the error counter from occurring when testing a 
2 Mbps link. The hardware will ensure that every bit of test 
data received in error is counted. 
If, as a worst case, every bit received is in error, the 
error counter will overflow every 30 msec of real time. The 
solution of reading the counter every 10 mSec thus prevents 
overflow. The constant defining the 10 mSec count (which is 
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also used in calculations) can easily be changed to suit an 
8 Mbps link should it be required. 
Reading the error counters every 10 mSec also allows the 
error readings to be stored in the c data type of unsigned 
integer (which has a range of Oto 65535 and is stored in 16 
bi ts). 
The advantage of using a data type of one 16-bit word, in 
the user interfacing c programs is that the data is accessed 
in one instruction cycle and an interrupt routine cannot 
corrupt the data as it is being written or read. Each 
complete value in the array of error readings is accessed 
within one instruction cycle and thus the pending interrupt 
cannot take control of the CPU until the instruction cycle 
is completed. 
The IRQ3 service routine is written in assembly language for 
speed of processing. The code for the ISR, the routine which 
installs and enables the service routine in the system as 
the correct interrupt and the routine which returns the 
interrupt environment to its previous status on exit, is 
found in Appendix F. 
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6.7.2. IR04 
This interrupt request is generated by the asynchronous 
communications card to signal the reception of a byte of 
data from the other end of the link. 
The communications interrupt service routine (ISR) obtains 
the received byte and stores it in a buffer for analysis as 
the data sent can be either statistical data (calculated at 
the other end of the link) or commands sent from the other 
end of the link (pertaining to the operating parameters on 
this end of the link). 
The communications ISR must thus determine the nature of the 
message and store the data or take the appropriate action. 
Therefore, a scheme has been devised whereby the 
communications ISR receives bytes and stores them (passing 
control back to the controlling program) until the last byte 
in a message is received. Then, during the interrupt period 
while receiving the last byte of the message, the entire 
message is evaluated and the appropriate action is carried 
out before control is passed back to the user interfacing 
routines. 
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The format of the communications message is shown in figure 
6 . 9 . 
BYTE 1 BYTE 2 BYTE 3 BYTE 4 
ESCAPE COM/DAT FLAG MASK/VALUE VALUE 
figure 6.9. Message format 
The escape character marks the beginning of a message and 
thus separates messages from one another. Thus, the pointer 
to the message received buffer is reset to point to the 
beginning of the buffer upon receiving this delimiter. 
The next byte is a flag indicating whether the message 
contains data or a command. 
On reception of the third byte after an escape character, 
i.e. the fourth byte of the message, the ISR looks at the 
flag byte to test whether the message is command or data. 
case 1: data 
If the flag indicates data then the next 2 bytes are the 16 
bit value of the last error reading made by the receiver on 
the other end of the link being tested. This value is then 
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stored in the appropriate global variable on the transmitter 
end of the link. 
case 2: command 
If the flag indicates a command then the next byte is a mask 
byte for the reset latch of the analyser card (see chapter 6 
for further details). The global mask variable is updated 
and stored and the new mask value is also output to the 
reset latch on the analyser card. The last byte in the 
message only has meaning if the command sent from the 
receiver end is to start the injection of errors into the 
pseudo random stream generated by the transmitter end. The 
final byte value is then a parameter indicating which value 
of initial count should be written to the error injection 
counter on the analyser card. The ISR thus writes the 
appropriate values to the 8254 registers and then returns 
control to the user interfacing program. 
A full communications protocol with retransmission in the 
case of corruption etc. is not implemented as it was felt 
that the development of RS232 communications processing 
should not detract from the primary functioning of the unit. 
A more developed protocol might involve considerable delays 
in reception of data and the objective is that as little 
SOFTWARE DEVELOPMENT CHAPTER 6 - 24 
effect as possible should be made on the real time 
processing and display of the bit error statistics. 
Thus, if any characters are received and not recognised for 
whatever reason, then no action is taken for that particular 
message and the next ESC character resets the pointer to the 
message buffer to the beginning of the buffer once more. 
This can result in a loss of statistical accuracy in the 
case of a data message not being received (or being 
corrupted) but since explicit comparison (of received 
commands against known commands) is always carried out on 
the command bytes received, the chances of false commands 
being carried out is very low. 
The IRQ4 service routine is written in assembly language for 
speed of processing and the code for the ISR, as well as the 
routine which installs and enables the service routine in 
the system as the correct interrupt, as well as the routine 
which returns the interrupt environment to its previous 
status on exit, is found in Appendix G. 
CHAPTER 7 
RESULTS AND TESTING 
The results are broken up into three main sections namely: 
hardware verification of the analyser card, checking of the 
application software and overall testing of the system as a 
bit error rate analyser. 
7.1. HARDWARE VERIFICATION 
The prototype board is hardwired for the alternative 
sequence recommended earlier in this thesis and has only NRZ 
signals available at the output pins for testing. Basic 
verification of hardware operation was carried out using 
this card and observing the test waveforms on a logic 
analyser. A slow clock was used to clock out the 
pseudorandom sequence and verify it against a print out of 
the modelled sequence. 
The basic development and testing environment is shown in 
figure 7.2 and consists of two personal computers (with two 
analyser cards as well as two RS232 cards) and a Hewlett 
Packard HP 1630G logic analyser with a Thinkjet printer. 
RESULTS CHAPTER 7 - 2 
figure 7.2. The development and testing environment. 
The hardware operation of the analyser card was tested and 
the timing signals verified using a sample time of 10 nSEC 
on the logic analyser to check for glitches which could 
cause improper states to occur. Timing signal printouts were 
shown in chapter 6. 
7.2. SOFTWARE CHECKING 
Proof of the correct compilation and linking of the 5 
modules is shown by the included MAP file of the executable 
code (i.e. the map of all the symbols in all the five source 
modules) in Appendix c. 
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The correct program operation is checked by the inclusion in 
Appendix Hof program logging output which reflects the 
statistical values displayed on the screen and can be 
checked (see figure 7.3) against the mathematically deduced 
values for a known rate of error injection. 
7.3. OVERALL FUNCTIONING 
The bit error rate analyser is verified under three basic 
test environments with the results logged to disk over a 
period of 250 seconds in each case. 
1) The analyser card is configured for internal loopback and 
tested with 3 different fixed rates of internal error 
injection. 
2) The analyser card is configured for normal transmission 
and reception with external error injection circuitry and 
external loopback circuitry implemented. 
3) The analyser card is configured for normal external 
duplex mode operation over a link in a test environment. 
The log files list columns of values in the following order: 
1) The number of seconds elapsed in the test run. 
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2) The preset threshold of errors per second above which 
errored seconds should be counted. 
3) The number of seconds with above threshold errors which 
have occurred in the test run. 
4) The number of error free seconds in the test run. 
5) The ppm error rate for the previous sample period. 
6) The total number of errors counted in the run. 
7) The average ppm error rate over the entire run. 
7.3.1. Internal Loopback 
Appendix H lists the following log files: no errors 
injected, 1 injected error per 64 kbits, 2 errors per 64 
kbits, and 5 errors per 64 kbits. These injection figures 
correspond to the first three available values of the error 
injection menu. 
The most important figures presented in the tables in 
Appendix Hare the total errors counted and the long term 
ppm average. The long term ppm average is a function of the 
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total number of errors counted, the number of seconds in the 
test run and the rate of data transmission. 
Since error injection rates are at a power of two one must 
convert the injected error rate to the decimal parts per 
million statistical reading required. 
1 error per 65536 bits equals a 15.2588 ppm error rate. 
These values are compared in figure 7.3 to the corresponding 
long term averages read from the log files in Appendix H for 
ppm errors over a period of 250 seconds (523 288 ooo bits). 
ERRS /64Kb THEORETICAL PPM MEASURED PPM % ACCURACY 
0 I 0 0.0000 0.0000 0.00 % I 
----------------------------------------------------------
LO I 1 15.2588 15.3730 1.46 % I 2 30.5176 30.8867 1.57 % I 5 76.2940 74.8750 1.86 % I 
----------------------------------------------------------
HI I 10 152.5880 148.3265 2.81 9-,, I 0 
I 100 1525.8800 1344.8457 11.90 % 
figure 7.3. Comparison of theoretical ppm to measured. 
As can be seen in figure 7.3, the measurements made are 
accurate to within two percent, with low injection of 
errors. This small inaccuracy results from the fact that 
although the value for the total count of errors that have 
occurred is correct, the timing method of the software 
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(which updates the statistics once a second) is only 
accurate to approximately one percent. The values output to 
the screen (and disk) are a function of elapsed time as well 
as total count and at low error injection the timing 
inaccuracy accounts for most of the reading inaccuracy. 
The measurements become less accurate as the injected error 
count becomes unrealistically high because the hardware is 
experiencing difficulty in synchronising to the incoming 
stream 100 % of the time. When the hardware does experience 
a problem synchronising no error measurements are made until 
resynchronisation occurs, thus intervening errors are not 
counted. Resynchronisation occurs 64 times per second, thus 
in the long term the error reading of higher error rates, 
while not being highly accurate, does give a general 
quantitative assessment of the errors on the channel. 
The hardware can only fail to notice an error if it occurs 
on the last bit of the synch word which has a statistical 
probability of occurrence of 1 in 32767 (for 1 injected 
error per 65536 bits) which is very much less than the 1.46% 
inaccuracy recorded. Furthermore, since an error counted by 
hardware cannot fail to be noted by the software, the reason 
for the inaccuracy must be a timing one. This can be traced 
to the manner in which the software times the calculations 
(i.e. the timer tick). 
RESULTS CHAPTER 7 - 7 
The software has a minimum display time of 1 sec, thus the 
statistics are calculated once a second and displayed at a 
multiples of one second interval. Since the system real time 
clock is 'ticked' 18.2 times a second, when waiting for the 
seconds counter to increment through a BIOS routine, there 
are 18 sub-increments to a one second interval. There is 
thus a timing error induced of 0.2 / 18.2 which is 1.1 
percent. 
In addition to the timing error induced by the real time 
clock there is also a slight error induced by the fact that 
the statistics generating procedure is interrupted by the 
error reading and communications interrupts which adds a 
small amount of timing inaccuracy to the calculations. 
7.3.2. External Loopback 
In the external loopback mode the stream of data is 
externally inverted by an asynchronous pulse generated from 
the output of a counter whose clock frequency bears no 
relationship to the data clock. The circuit is a replica of 
the error injection circuitry on the analyser card except 
that the clock is derived from a separate source. The 
frequency is, however, lower than the data rate and thus the 
section of the stream that is inverted (the data is inverted 
to give a very definite error) is always longer than 1 bit. 
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The logged output is given in appendix H.3 for two rates of 
error injection, one being twice the rate of the other. The 
first is 1 clock period of a 894 886.25 Hz clock inversion 
per 52248 periods and the second is twice this amount. 
These rates of inversion correspond to a theoretical error 
rate of 19.1395 ppm and 38.2790 ppm respectively although 
inversions can possibly occur in the middle of the data bit 
and thus cause glitch errors, leading to a small amount of 
inaccuracy. 
For 1 injected error per 52248 (at 894886.25 Hz) the 
measured error rate of 18.8047 shown in Appendix H differs 
from the theoretical prediction of 19.1394 by 1.55 %. 
For 2 injected errors per 52248 (at 894886.25 Hz) the 
measured error rate of 37.6855 differs from the theoretical 
prediction of 38.2790 by 1.75 %. 
The external loopback error injection circuit was also 
connected to a commercial test unit although it was 
unfortunately not possible to obtain a print out of logging 
from the commercially available test unit but visual 
quantitative and qualitative assessments were carried out. 
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Comparing the performance of the commercial unit against 
that of the unit developed, the approximate accuracy 
characteristic shown in figure 7.3 was obtained. 
The commercial unit has a tendency to over-read with high 
injection of errors and will read full scale before the 
entire bit stream is inverted. The unit developed, however 
under-reads with high injection of errors as it cannot 
synchronise to more and more sequences. When the entire bit 
stream is inverted the unit developed will read zero because 
it cannot synchronise to any sequences at all and the error 
counter remains permanently gated. 
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figure 7.3. Approximate measurement accuracies. 
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7.3.3 Normal Duplex Testing 
The tester was connected to a 2 Mbps prototype link and 
compared to a commercially available tester testing the 
performance of the link in the laboratory environment. 
Two sets of results are given in Appendix H.5, the first is 
the bit stream inadvertently inverted by the link data 
conditioning circuitry and the second is normal operation 
from two test receiver/transmitters with small horn antennae 
being utilised and a sheet of non-homogeneous 
absorptive/reflective foam between them (to simulate 
absorptive and scattering effects). 
In the first instance of the bit stream being inverted the 
commercially available test unit gave a reading of exactly 
1 000 000 parts per million being in error whilst the test 
unit developed gave a reading of zero. The reading of zero 
is explained by the fact that the test unit developed could 
not ever synchronise to the incoming stream as there was 
never a synchronisation word received, only a logically 
inverse synchronisation word. The reading of 1 000 000 ppm 
on the commercially available test unit, while being 
perfectly correct in this instance, is strange in that it 
would be illogical to assume that the commercial unit can 
sense that the entire bit stream is inverted. One assumes, 
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therefore, that the unit has been programmed to give a full 
scale reading of 1 million parts per million when the unit 
cannot synchronise to the incoming stream after a certain 
length of time. 
Programming to implement the above feature could easily be 
included in the developed unit, provided that the 
appropriate hardware change is made to provide a sense bit 
that can be read by the software to confirm that data are 
being received at all. Such a sense bit could be taken from 
the MV1441 LOSS OF INPUT pin (see Appendix L) and mapped to 
an I/0 address on the analyser card. 
In the second instance of normal, low error reading 
operation the unit developed compared very favorably with 
the commercially available unit (in terms of error readings) 
with the advantage that all the possible display formats of 
the commercially available unit and more were present, all 
at the same time, on the unit developed. The error count of 
the link being analysed was low (due to the unit under test 
communicating over a short distance only) and thus the 
difference between the error count of the two units differed 
by approximately 1 % which was to be expected if the initial 
assumed timing inaccuracy of the developed unit is correct. 
CHAPTER 8 
CONCLUSIONS 
In chapters 1 and 2 objectives and features of the error 
rate analyser are outlined and the chapters 3 to 7 explain 
the methods used to achieve them. From the work covered in 
these chapters and the results obtained in chapter 8 a 
number of conclusions can be drawn. 
8.1. GENERAL CONCLUSIONS 
Pseudo Random sequence generators can be modelled 
algebraically and characteristics can be predicted from the 
theory in terms of statistical properties (comparable to 
those of true random sequences) as well as physical 
properties such as the power spectrum of a pseudo random bit 
sequence. 
The output from a pseudo random sequence generator can be 
simulated in a software program and characteristic patterns 
of the output sequence pattern can easily be observed. 
From the simulation program output and references on current 
thinking on the subject, one can deduce that sequences exist 
which are better (in terms of being more random or more 
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suitable for use on certain links) than the CCITT 
recommended sequences. 
The open architecture of the IBM Personal Computer 
facilitates the development of a compact and flexible piece 
of test equipment on an extension card. The test equipment 
can furthermore be produced for less than a tenth of the 
cost of a commercially available one. 
8.2. DEVELOPMENT CONCLUSIONS 
All the features selected from the list of features proposed 
by Feher and set out in chapter 2 are implemented and found 
to be useful in a bit error rate test instrument. 
The test unit produces test data which conforms to the 
content and physical signal specifications of CCITT 
recommendation G.703, although the alternatives of TTL level 
outputs and different pseudo random sequences are made 
available. 
The test unit developed compares well against a commercially 
available test unit in terms of ease of use and has the 
advantage of greater flexibility in terms of readout and 
logging facilities. Commercially available units have 
greater flexibility with respect to changing operating 
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frequency and corresponding sequence length compared to the 
test unit in its present stage of development. 
An important shortfall of commercially available test units 
working in very noisy environments is that the accompanying 
timing glitches affect synchronisation and give erroneous 
readings. The test unit developed does, however, have one 
degree of protection against loss of synchronisation in that 
the resynchronisation used is a twofold action and the error 
counter is actually disabled if both phases of the 
resynchronisation are not received. 
The unit developed has an accuracy characteristic which 
tends to under-read on links with very high error counts as 
opposed to the over-read of a commercial unit studied. 
At low error statistics (less than about 200 ppm) the unit 
developed performs to within 2% of the theoretical figures 
and thus provides an accurate and cheap alternative to 
currently available commercial test equipment. 
8.3. EXTENSIONS 
Possible extensions to the project fall under two sections: 
software and hardware. 
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8.3.1. Software Extensions 
The software as it stands is very versatile and user 
friendly. Possible improvements in the accuracy of the 
test unit would require additional changes to the hardware. 
Firstly a precision timing algorithm could be implemented to 
ensure measurements are made at more exact time intervals 
than the 1% inaccuracy of the current routines. 
Secondly a routine could be included to look for the signal 
condition of invalid HDBJ signal received or loss of signal 
input to the HDBJ codec chip. This would allow one to 
exclude the errors caused by these conditions from the error 
count which should reflect only the errors induced by the 
link itself. 
Thirdly the one possible condition of false 
resynchronisation could be excluded by having a controlling 
routine look for a sudden large jump in the error count 
(within one hardware interrupt period) with no accompanying 
sudden loss of received signal on the MV1441. 
CONCLUSIONS CHAPTER 8 - 5 
8.3.2. Hardware Extensions 
In hardware terms the most important extension would be to 
have a highly stable, temperature compensated oscillator 
with software controllable, calibrated jitter inducing 
capabilities for testing the clock recovery and bit 
synchronisation capabilities of a link. To facilitate this 
extension the software would have to be altered in the main 
user interfacing and menu modules as well as the 
communications module if remote jitter control is found to 
be necessary. 
Another important possible extension is to have software 
switchable data rates (with corresponding switch in sequence 
configuration to the appropriate CCITT recommended one). 
The board as it stands is easily alterable to work at 
different data rates with corresponding small changes in the 
software. 
The biggest obstacle to implementing switchable data rates 
is the question of output interfaces as the CCITT recommends 
different output standards for the different data rates and 
therefore all the necessary different output circuits would 
have to be present on the board which could be expensive and 
wasteful on space. 
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It would therefore be simpler, if one was implementing a 
variable data rate tester, to have only TTL outputs 
accessible and assume that the user would implement the 
user's own signal conditioning necessary for testing the 
link under examination. Otherwise one would have software 
switchable signal conditioning circuitry implementing each 
particular standard. 
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APPENDIX A 
ALGEBRAIC BACKGROUND 
The following algebraic systems form a background to the 
theory of pseudo random sequence generators and they follow 
the definitions which are condensed and adapted from 
Petersen [39 l. 
1) A group is a system with one operation and its inverse 
defined. 
2) A ring has two operations with an inverse operation for 
the first defined. 
3) A field has two operations both with inverses defined. 
A.l. GROUPS 
Certain axioms must hold for a set of elements to be defined 
as a group. 
1) (Closure) The operation defined can be applied to any 2 
group elements to give a result which is also a group 
element. 
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2) (Associative law) For any three elements of the group the 
operation defined is associative. 
3) There is an identity element. 
4) Every element of the group has an inverse element. 
If the group satisfies the commutative law as well the group 
is called Abelian or commutative. 
A.2. RINGS 
The following axioms must hold for a set of elements to be 
classified as a ring: 
1) The set Risa commutative group under the first 
operation (this is normally termed addition whatever form it 
might take). 
2) (Closure) For any two elements of R the second operation 
(which is usually termed multiplication) defines a third 
element of R. 
3) (Associative law) For any three elements of R the second 
operation is associative. 
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4) (Distributive law) For any three elements of R the second 
operation is distributive over the first (multiplication is 
distributive over addition). 
A.3. FIELDS 
A field is defined as a ring where the second operation is 
commutative, there is a unit element and every nonzero 
element has an inverse. 
A.4. VECTOR SPACES 
A set V of elements is called a vector space if the 
following axioms hold (where field elements are called 
scalars and elements of V are called vectors): 
1) The set Vis a commutative group under addition. 
2) For any vector v in V and any scalar c the product cv is 
a vector in v. 
3) (Vector distributive law) If u and v are vectors in V and 
c is a scalar c(u + v) =cu+ cv. 
4) (Scalar distributive law) If vis a vector and c and d 
are scalars (c + d)v = cv + dv. 
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5) (Associative law) If vis a vector and c and dare 
scalars (cd)v = c(dv) . 
Theorem 1 
If a vector space Vl is contained in a vector space V2 and 
they have the same dimension k they are equal. 
Proof 
A basis for Vl is a set of k linearly independent vectors in 
V2. But the set of k linearly independent vectors in V2 is 
clearly a basis for V2. Therefore every vector in V2 is also 
in Vl 
A.5. IDEALS 
An ideal I is a subset of elements of a ring R with the 
following properties: 
1) I is a subgroup of the additive group of R. 
2) For any element a of I and r of R, ar and ra are in I. 
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As an example in the ring of all positive and negative 
integers and zero, the set of all multiples of any 
particular integer is an ideal. 
A.6. RESIDUE CLASSES 
Since an ideal is a subgroup cosets can be formed, and with 
respect to rings these cosets are called residue classes. An 
ideal forms the first row of an array, then any element not 
in the ideal can be chosen as the leader of the first 
residue class on the next row below the ideal. The rest of 
this residue class is formed by adding the leader of this 
row to the corresponding element of the ideal above. The 
first element in each row must be a previously unused 
element and the row (or residue class) is built up as above. 
The notation of residue classes is that {r} is defined as 
the residue class containing the element r. 
Following this notation addition and multiplication of 
residue classes can be defined as follows: 
{r} + {s} = {r + s} 
{r}{s} = {rs} 
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Since addition and multiplication are defined in this way 
for any pair of residue classes the residue classes of a 
ring with respect to an ideal form a ring and are called the 
residue class ring. 
A few important theorems concerning residue classes and the 
terminology associated with them will be mentioned here. 
Theorem 2 
A set of integers is an ideal if and only if it consists of 
all multiples of some integer. 
The ideal formed by taking all positive multiples of an 
integer mis denoted (m) and the residue class ring formed 
of residue classes of (m) is called the ring of integers 
modulo m. 
Theorem 3 
The residue class ring modulo mis a field if and only if m 
is a prime number. 
The fields thus formed are known as prime or Galois fields 
of p elements and denoted GF(p). 
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A.7. POLYNOMIAL IDEALS 
If one considers polynomials f(x) with one variable and with 
coefficients from any field F, the general form of the 
polynomials is: 
The degree of a polynomial is the largest power of x in a 
term with nonzero coefficient. A polynomial is called monic 
if the coefficient of the highest power of xis 1. A 
polynomial of degree n which is not divisible by any 
polynomial of degree less than n but is greater than o is 
termed irreducible. 
As in Theorem 2 with integers, a set of polynomials is an 
ideal if and only if it consists of all multiples of the 
same polynomial.Residue classes of polynomials can thus be 
formed and since addition and multiplication can be defined 
for polynomial residue classes (in the same way as in 
integers) we can conclude that: 
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Theorem 4 
The residue classes of polynomials modulo a polynomial f(x) 
of degree n form a commutative linear algebra of dimension n 
over the coefficient field. 
The notation for residue classes is typically that the 
symbol Sis used to represent the residue class containing 
x, while the residue class containing a field element is the 
same representation as the field element. 
Thus the coset that contains a(x) = a 0 + a 1x + .. + an_1xn-1 
is : 
Thus every residue class equals a polynomial of degree less 
than n in S. 
The definition of the multiplication of polynomials of 
degree n in the field is as follows: 
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Then the coefficient of sj in c(s) = a(s)b(s) is 
Where the terms involving aj+i,···,an-l come from the terms 
in the product of a(s) and b(s) which involve sn+j, but 
since sn - 1 = o, sn+j = sj . 
A definition of a null space is that a polynomial is said to 
be in the null space of an ideal J if r(S)s(S) = o for every 
polynomial s(S) in J. This is followed by an important 
theorem: 
Theorem 5 
Let f(x), g(x) be monic polynomials and let f(x) = g(x)h(x). 
Then {a(x)} is in the null space of the ideal generated by 
h(x) if and only if it is in the ideal generated by g(x) 
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A.8. GALOIS FIELDS 
Let p(x) be a polynomial with coefficients in a field F. If 
and only if p(x) is irreducible in F, that is, if and only 
if p(x) has no factors with coefficients in F, then the 
algebra of polynomials over F modulo p(x) is a field. 
It has been stated above, in Theorem 3, that residue classes 
of integers modulo any prime number p form a field of p 
elements called the Galois field GF(p). It can be shown that 
the ring of polynomials over any finite field has at least 
one irreducible polynomial of every degree. The field of 
polynomials over GF(p) modulo an irreducible polynomial of 
degree mis called the Galois field of pm elements or 
GF(pm). 
This Galois field is a vector space of dimension mover 
GF(p) and hence has pm elements. For any number q = pm that 
is a power of a prime number therefore there is a field 
GF(q), which has q elements. 
A.9. ALGEBRAIC MODELLING OF FSR 
According to Peterson [W] a feedback shift register can be 
modelled by the following recurrence relation or difference 
equation: 
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( 1 ) 
or in terms of determining ak from the values of 
( 2 ) 
where ho is not= o and hk = 1, and each hj is an element of 
GF(q). 
Because the equations are linear, any linear combination of 
solutions is a solution, and the solutions form a vector 
space. 
The k solutions for which one of the symbols a 0 ,a1 , ... ,ak-l 
is 1 and the rest are O span the space and therefore the 
space of solutions has dimension no greater thank. But 
since a 0 ,a1 , ... ,ak-l are arbitrary the space has dimension 
at least k. Therefore the dimension is exactly k. 
The solutions of the above difference equation are 
characterised in Theorem 6 
ALGEBRA 
Theorem 6 
Let h(x) k . = L. hJ·xJ, ho not= o, hk = 1 J=O 
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and let n be the smallest positive integer for which xn - 1 
is divisible by h(x). Let g(x) = (xn - 1) / h(x), then the 
solutions of equation (1) above are periodic of period= n 
and the set made up of the first period of each possible 
solution, considered as polynomials modulo (xn - 1) 
is the ideal generated by g(x) in the algebra of polynomials 
modulo (xn - 1). 
A . 10 . MODELLING 
A.10.1. THE SHIFT REGISTER GENERATOR 
According to Peterson [41 1 a feedback shift register can be 
modelled by the following recurrence relation or difference 
equation: 
( 1) 
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or in terms of determining ak from the values of 
( 2 ) 
where ho is not= o and hk = 1, and each hj is an element of 
GF(q). 
Because the equations are linear, any linear combination of 
solutions is a solution, and the solutions form a vector 
space. 
The k solutions for which one of the symbols a 0 ,a1 , ... ,ak-l 
is 1 and the rest are O span the space and therefore the 
space of solutions has dimension no greater thank. But 
since a 0 ,a1 , ... ,ak-l are arbitrary the space has dimension 
at least k. Therefore the dimension is exactly k. 
The solutions of the above difference equation are 
characterised in Theorem 6. From this theorem one can deduce 
that some of the solutions may have period less than n 
(which is= 2K-1), but there must be some that do not. In 
particular the solution obtained from {g(x)} has period 
exactly n. 
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In what one may take as a practical corollary, Golomb [42] 
states that the length of an output sequence of a linear 
feedback shift register circuit is the smallest positive 
integer n such that (xn - 1) is mod 2 divisible by the 
characteristic equation of the feedback configuration. If 
this smallest integer is 2m - 1 (where mis the number of 
stages in the shift register) then the sequence is referred 
to as a maximum length sequence. This follows because there 
are 2m possible states that a binary m stage register can 
exist in, and the state of all zeroes is a self-
perpetuating cyclic solution of one state (in a linear 
feedback configuration). 
Mathematically the above can be expressed as follows as in 
Petersen [ 43 l • 
If h(x) is the polynomial of degree k corresponding to the 
feedback connections then by the theorem proved above the 
period of the sequences is the smallest n such that h(x) 
divides (xq - 1), (where q = pm - 1) and hence n <= pm - 1. 
But if h(x) is irreducible and a primitive polynomial h(x) 
divides (xn - 1) for no smaller value of n and therefore the 
period of the sequence produced is exactly pm - 1. 
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Thus if the characteristic equation of am stage linear 
feedback shift register is irreducible and primitive then 
the sequence produced is a maximum length sequence and the 
length of the sequence is equal to 2m - 1. 
The set of vectors that are the first periods of all the 
solutions forms an ideal and hence a cyclic code. The 
nonzero solution with the most leading zeroes must be the 
generator polynomial of the code 
{(xq - 1) / h(x)} where q = pm - 1. 
The vector contained in the shift register consists of m 
successive elements of the sequence. Since the contents of 
the shift register must be different for each element in one 
period, each nonzero vector of m components must appear in m 
successive positions of a maximum length sequence in one and 
only one place. 
Finally in the set of all m component vectors every field 
element appears in 1/p of the pm positions that is mpm-1 
positions. 
If the zero vector is omitted O appears only m(pm-l - 1) 
times. Since every m component vector appears once and only 
once in a maximum length sequence and in this way each 
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element of the sequence is counted m times, every nonzero 
element appears (in one period of a maximum length sequence) 
pm-l times and zero appears pm-l - 1 times. 
In the case of binary numbers (i.e. where p = 2) this leads 
one to deduce the following statistical properties of 
maximum length sequences: 
A.10.2. CHARACTERISTICS 
1) A sequence generated by am stage register contains 2m-1 
ones and (2m-l - 1) zeroes. 
2) Every possible sequence of m bits except all zeroes 
occurs exactly once in a period. 
3) In every cycle there are exactly 2m-l runs of all zeroes 
or all ones. Half of these runs have length 1, a quarter 
length 2, etc. with equal numbers of runs of zero and one in 
each case. This rule applies down to one run of zeroes of 
length m-2 and one run of ones of the same length. One run 
of zeroes of length m-1 and one run of ones of length m 
complete the list. 
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4) The autocorrelation function of the sequence is unity at 
zero displacement (or any number of complete periods 
distance) and has a small constant value elsewhere of 
-1 / (2m - 1) 
The autocorrelation function is defined here as 
p 
c(n) = (4/q) ~r=l (ar - 1/2) (ar+n - 1/2) 
where q = 2m - 1 , the ar are the respective q bits of the 
sequence and where (r + n) is to be understood as (r + n) 
mod q. 
The normalised autocorrelation function according to 
Horowitz [44 l is shown in figure A.10.1 and is defined for an 
integer number of clock shifts only. For shifts that are not 
zero or a multiple of the sequence period q the function is 
a constant -1 value (due to the extra one in the sequence). 
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-1 0 1 CLOCK CYCLES q-1 q q+l 
figure A.10.1. Full cycle discrete autocorrelation for PRBS 
A.10.3. TRUE RANDOM SEQUENCES 
The properties listed above for maximum length sequences 
have a striking correspondence to those of truly random 
sequences which are as follows, as stated by Vincent [45 l, 
for any q sequence length: 
1) There are equal probabilities of o and 1 digits. 
2) There are equal probabilities for any specific sequence 
of k digits. 
3) The probabilities for runs of all ones or all zeroes of 
different length in a truly random sequence are very similar 
to those above in that the probability of the run occurring 
is inversely proportional to the length of the run. 
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4) Without the cyclic qualification, the autocorrelation 
function of a truly random sequence is very similar to the 
above figure A.10.1, being unity at zero displacement and 
zero expected value with p-1 / 2 standard deviation elsewhere 
(as can be seen in figure A.10.2). 
The truly random stream used in the discrete autocorrelation 
function (shown in figure A.10.2) is defined as a truly 
random sequence of bits clocked at a uniform rate and thus 
the correlation is only defined for an integer number of 
clock cycle shifts. 
• 
q-------
I 
I 
I 
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I 
I 
0------- I I '--~~~~~~~~~~~~~~~~~~--:----------
-1 0 1 CLOCK CYCLES q 
figure A.10.2. Discrete autocorrelation for a true random 
sequence 
A.10.4. POWER SPECTRUM 
If we consider the output of the sequence generator to be an 
analog signal whose value corresponds to +a or -a volts only 
the normalised continuous autocorrelation function is 
similar to figure A.10.1 taken from Horowitz [46 l but the 
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shape of the peaks is triangular instead of being 
rectangular at q clock period spacings, as can be seen in 
figure A.10.3. 
The power spectrum of this triangular shaped autocorrelation 
function has a well known power spectrum, shown in figure 
A.10.4, and consists of a series of delta functions spaced 
at fclock/q and with an amplitude envelope governed by the 
function 
P(f) = 
sin2 (~.fclock/q) 
(~.fclock/q) 2 
This function has the property that there is no power at the 
clock frequency or its harmonics. Thus a pseudo random 
sequence clocked out at fclock has no power at fclock or its 
harmonics. 1:orrelotton l.: ,---------------------------
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figure A.10.3. Continuous Autocorrelation of PRBS Sequence. 
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figure A.10.4. Power Spectrum of PRBS 
A.10.5. COMPARISON TO TRUE RANDOM SEQUENCE 
The first property of a pseudo random bit sequence (PRBS) 
that is completely foreign to truly random sequences is of 
course the cyclic one as can immediately be seen in the 
comparison of the discrete autocorrelation functions figures 
A.10.1 and A.10.2. 
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Secondly, Vincent [47 l states that the probability that a 
truly random sequence would have the exact proportions of 
the runs of various lengths (as specified in the above 
properties of PRBS's) is very low, and these runs would 
therefore be highly uncharacteristic. Some runs would, in 
general, occur more often while others might not occur at 
all in a run of q bits. 
Horowitz [48 ] uses an analogy to a "random walk" to compare 
PRBS's and truly random sequences. In moving one step 
forward for a 1 and one step backward for a o one would end 
up exactly one step away from where one started after a 
complete sequence of q bits, a result which is definitely 
not random. 
The analogy is taken further to say that if one assumes the 
major nonrandom property of the PRBS is its exact equality 
of zeroes and ones, it can be shown that the random walk as 
described should reach an average distance from the starting 
point of 
x = [ r ( q - r) ( q - 1) ] 1/2 
after r draws from a population of p/2 ones and p/2 zeroes. 
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In a completely random walk x will equal the square root of 
r, thus the factor [(q-l)(q-1)) 1/2 expresses the effect of 
being limited to equal ones and zeroes generated in a finite 
sequence length of q. 
Since Horowitz (49 ] in his discussion of PRBS's is primarily 
concerned with the generation of analog noise from the 
filtered digital output he advocates setting r very much 
less than q (where r is the number of samples used from a 
possible sequence length of q). The randomness of the walk 
is only slightly reduced from the completely random case 
(more and more so as q tends to infinity) and thus the 
section of the PRBS is indistinguishable from a true random 
sequence of this length. 
Vincent[~] is primarily concerned with the generation of m-
bit pseudo random numbers for use in Monte Carlo neutron 
physics calculations. He similarly advocates that in the 
generation of m-bit numbers by means of an n stage shift 
register, to simulate truly random numbers it is desirable 
for n to be sufficiently large for 2n >> 2m. 
In the above two recommendations the main drawback of PRBS's 
is their finite sequence length but this factor is useful in 
the practical measurement of bit error rates using these 
sequences. This is because the received sequence can be 
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synchronised against the standard sequence every period to 
ensure correct correlation (the correlation in this instance 
is looking for the peak at zero displacement of 100% 
correlation). 
In practical use therefore, the length of the sequence (and 
hence its limit on randomness) must be balanced against the 
maximum allowable number of bits that can be processed 
before resynchronisation is deemed necessary for statistical 
purposes. This topic is covered further in the section on 
resynchronisation (chapter 6) and in the section on the 
design of the exact sequence used (chapter 4). 
When looking at sequences in terms of spectral and 
statistical properties,and using more sophisticated tests of 
randomness such as measured by high order correlations, 
current research indicates that the use of many feedback 
taps (greater than or equal to half the number of stages) 
in the feedback network generates "better" sequences in this 
respect. There is more discussion on this matter in the 
section comparing CCITT recommended sequences to others, 
which is chapter 4. 
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A.11. PROOF OF MAXIMUM LENGTH OF SEQUENCES 
In Marsh's tables [51 ] of irreducible polynomials over GF(2) 
the primitive polynomial with the least number of 
coefficients of the order 15 is listed in the octal format 
used in the tables as 
1 0 0 0 0 3 F 
which corresponds to a polynomial of the form 
f(x) = x 15 + x + 1 
and according to its classification letter (F) the equation 
is primitive, the roots of the equation are linearly 
dependant while the roots for its reciprocal polynomial 
f*(x) are linearly independent. 
It is known that the reciprocal polynomial of an irreducible 
polynomial is also irreducible and the reciprocal polynomial 
of a primitive polynomial is also primitive and thus Marsh 
only lists in his tables one of all reciprocal pairs. 
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One can therefore deduce that the polynomial recommended by 
the CCITT in figure A.10.1., 
g(x) = xl5 + xl4 + 1 
which is the reciprocal of 
f(x) = x15 + x + 1 
is irreducible and primitive over the Galois field of GF(2) 
and since the degree of the polynomial is 15, it has 
linearly independent roots over the extension field of 
GF(2 15 ) or GF(32768) as can be seen from the field theory 
covered in chapter 2. 
By the definition of a primitive polynomial one knows that 
the above polynomial must divide (xn - 1) for non less than 
(215 - 1). 
Thus by theorem 7 one finds that the solutions of the 
recurrence equation defined by the above polynomial are 
periodic of period (215 - 1) and since the polynomial is of 
degree 15 it can produce no more than 215 different 
solutions (the zero vector being one of them), one finds 
that this is a maximum length sequence generator polynomial. 
Furthermore, from the properties of maximum length sequences 
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deduced in the preceding chapters, one finds the feedback 
shift register connected according to the above generator 
polynomial to be a pseudo random bit sequence generator. 
In Marsh's tables[~) one also finds the octal formatted 
equation 
1 0 5 5 5 5 E 
which corresponds to the algebraic equation 
f(x) = xl5 + xll + x9 + xB + x6 + x5 + x3 + x2 + 1 . 
This is the alternative configuration equation proposed 
above. The equation is, according to its classification 
letter (E), primitive and has linearly dependant roots. 
One can thus deduce, as for the CCITT equation above, that 
this equation is also a generator polynomial for a pseudo 
random sequence. 
APPENDIX B 
SIMULATION PROGRAM AND OUTPUT 
The simulation program included in this appendix is written 
in Turbo Pascal version 4.0 and the commented procedures are 
listed in alphabetical order. 
The program will prompt the user for input of shift register 
length (between 2 and 23 stages), followed by bit by bit 
starting seed value, and finally bit by bit feedback 
connection value (enter a 1 if the particular stage is 
included int he feedback network or a O if not). Only an 
even number of feedback stages will be accepted as the 
program automatically assigns the linear feedback 
connections. 
The program output, examples of which are included after the 
source code, is written to a file named SIM.OUT in the 
current directory and any files in the current directory of 
the same name will be overwritten. 
SIMULATION APPENDIX B - 2 
{**********************************************************} 
{ PSEUDO RANDOM SEQUENCE GENERATOR SIMULATOR PROGRAM } 
{**********************************************************} 
PROGRAM SIMUL; 
var { global var} 
filvar : TEXT; {output file} 
{ arrays denoting binary value } 
{ and feedback connection of SR} 
ARRAY [0 .. 22] OF BOOLEAN; stage, flag 
finishl,finish2, 
sand,newstage 
I,tempflag,stage_len 
in char 
count,countone, 
countzero,seq_len 
BOOLEAN; 
INTEGER; 
CHAR; 
REAL; 
{ flags} 
{ counters } 
{ replies } 
{ counters } 
{*********************************************************} 
{ PROCEDURE : Check } 
{ FUNCTION Checks for end of sequence of output. } 
{ PARAMETERS: none } 
{ CALLS none } 
{*********************************************************} 
Procedure Check; 
begin 
end; 
I : = 0; 
finishl := true; { necessary condition to end} 
repeat . 
finishl := finishl AND stage [I]; 
I := I + l; 
until I>= stage_len + l; { AND every stage} 
{*********************************************************} 
{ PROCEDURE Instage } 
{ FUNCTION To prompt the user for the number of } 
{ stages in the shift register and the } 
{ starting seed for every stage. } 
{ PARAMETERS: none. } 
{ CALLS readln,writeln. } 
{*********************************************************} 
Procedure Instage; 
begin 
repeat { until no. of stages is 2-23} 
writeln; 
writeln ( 'ENTER NO. OF STAGES (2-16) '); 
readln (stage len); { user response} 
stage len := stage len - l; { use O value} 
until (stage_len > 2) AND (stage_len < 22); 
seq_len := l; { find max len of seq} 
SIMULATION 
end; 
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for I := 0 to stage_len do 
seq len := 2 * seq len; 
for I :~ 0 to stage_len do 
begin { enter seed} 
writeln ( 'ENTER STAGE ',I,' AS AO OR l'); 
readln (tempflag); { read integer} 
if tempflag = 0 { convert to } 
then stage (I] : = false; { Boolean for } 
if tempflag = 1 { stage array} 
then stage(I] := true 
end 
{*********************************************************} 
{ PROCEDURE Inf lags } 
{ FUNCTION To prompt the user for feedback connec-} 
{ tivity of each stage and store in array.} 
{ PARAMETERS: none } 
{ CALLS writeln,readln,odd. } 
{*********************************************************} 
Procedure Inflags; 
var 
count_flag integer; 
begin 
repeat 
count flag:= l; 
writein; 
for I := 0 to stage_len do 
begin 
writeln ( 'ENTER FLAG 
I, ' AS A 0 
readln (tempflag); 
if tempflag = 0 
{no.of connections} 
{ because we use the} 
{ odd test function } 
FOR STAGE 
OR l'); 
{ 
{ 
read integer} 
set flags } 
then flag(I] := false; 
if tempflag = 1 then 
end; 
begin 
flag[I] := 
count flag 
end -
until odd (count_flag); 
end; 
true; { count one } 
:= count_flag + 1 { more } 
{connection} 
{ even no. of taps } 
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{*********************************************************} 
{ PROCEDURE Logic } 
{ FUNCTION To implement the feedback network accor-} 
{ ding to the connection array and the } 
{ current SR vector. The function uses an} 
{ array of booleans to calculate the next} 
{ bit value to be shifted into the reg. } 
{ PARAMETERS: none } 
{ CALLS none } 
{*********************************************************} 
Procedure Logic; 
var 
sum 
J 
array [l .. 8) of boolean; 
integer; 
begin 
for I := 1 to 8 do 
sum(I] := false; 
I : = 0; 
J : = 1; 
repeat 
if flag[I) then 
begin 
{ feedback network} 
{ max of 8 fback taps} 
{ initial values are O} 
{ counter initialise 
{ there is fback tap 
} 
} 
sum[J) := stage[I); 
repeat 
{ set first value} 
end; 
end; 
I := 
until I >= 
sum( 1] := 
sum[2] := 
sum[3] : = 
sum[4] . -. -
sum( 1] := 
sum( 2] := 
I := I + 1 
until flag(I]; 
sum[J] := sum[J] 
J := J + 1 
I + 1; 
stage_ len; 
sum[l] XOR sum [ 2] ; 
sum[3] XOR sum( 4]; 
sum[S] XOR sum(6]; 
sum[7] XOR sum[8]; 
sum [ 1] XOR sum[ 2]; 
sum(3] XOR sum( 4]; 
{ look for next tap} 
XOR stage(I]; { sum it} 
{ point to next stage} 
{ point to next stage} 
{ until end of reg } 
{ sum down array } 
{ to half array } 
{ sum down array } 
{ to half array } 
newstage : = sum[l] XOR sum[2]; { final sum } 
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{*********************************************************} 
{ PROCEDURE Output } 
{ FUNCTION To write to the output file the first 20} 
{ vectors a blank line and then the last } 
{ twenty vectors. } 
{ PARAMETERS: none } 
{ CALLS write,writeln,readln. } 
{*********************************************************} 
procedure output; 
var 
I,J:integer; 
begin 
if count= 22 then 
writeln (filvar); { output blank line on 22} 
{ if within the first} 
{ 20 or the last 20 } 
> seq_len - 22) then if (count< 21) OR (count 
begin 
for I:=O to stage_len do { output each stage} 
{ for this vector } 
then write (filvar, 'l'); 
begin 
if stage(I] 
if stage(I] = false then write (filvar, '0'); 
end; 
end; 
end; 
writeln (filvar); { output blank line} 
{*********************************************************} 
{ PROCEDURE Printcon } 
{ FUNCTION This procedure prints the configuration} 
{ word of the shift register to the output} 
{ file to identify the output. } 
{ PARAMETERS: none. } 
{ CALLS assign,rewrite,write,writeln. } 
{*********************************************************} 
Procedure printcon; 
begin 
assign (filvar,'sim.out'); 
rewrite (filvar); 
writeln (filvar); 
write (filvar,'THE SHIFT REG 
for I := 0 to stage len do 
begin -
{ set file name} 
{ open it for wr} 
{ output blank line} 
CONFIGURATION IS: '); 
if flag(I] { test flag of array} 
then write (filvar, 'l') { write approp} 
else write (filvar, '0') {-riate value} 
end; 
writeln (filvar); 
writeln (filvar); { blank lines } 
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end; 
for I := 0 to stage_len do 
write (filvar,'l'); 
writeln (filvar) 
{ for every stage} 
{ write seed value} 
{*********************************************************} 
{ PROCEDURE Sequend } 
{ FUNCTION To output the number of steps in the } 
{ sequence, the no. of ones and the no. of} 
{ zeroes to the output file and to prompt} 
{ on the terminal for program continuation} 
{ or termination. } 
{ PARAMETERS: none } 
{ CALLS writeln,readln, close. } 
{*********************************************************} 
Procedure Sequend; 
begin 
writeln (filvar); 
writeln (filvar, 
'THE NUMBER OF STEPS IN THE SEQUENCE WAS ' 
,count); 
writeln (filvar, 
'THE NUMBER OF ONES IN THE SEQUENCE WAS ' 
, countone) ; 
writeln (filvar, 
'THE NUMBER OF ZEROS IN THE SEQUENCE WAS ' 
,countzero); 
close (filvar); 
writeln ( 'ENTER Y/N 
readln (in_char); 
if in_char = 'y' 
{ close output file} 
TO CONTINUE'); 
{ fetch user reply } 
then finish2 := false { reset flag for ending} 
else finish2 := true { set flag for ending} 
end; 
{*********************************************************} 
{ PROCEDURE Shift } 
{ FUNCTION To simulate the practical clocking of } 
{ the shift register model by re-arrange-} 
{ ment of the array. } 
{ PARAMETERS: none. } 
{ CALLS none. } 
{*********************************************************} 
Procedure Shift; 
begin 
I := stage len; 
if stage[stage len] = true 
then countone := countone + 1 
{ no. of stages } 
{ count the} 
else countzero := countzero + 1; 
{ ones and} 
{ zeroes } 
repeat 
SIMULATION 
end; 
stage[!] := stage[I-1]; 
I := I - 1 
until I= O; 
stage[O] := newstage 
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{ shift stages to} 
{ become previous} 
{ stage value. } 
{ shift in new stage} 
{*********************************************************} 
{ PROCEDURE Main } 
{ FUNCTION To call all the relevant procedures in } 
{ the correct order and to control the } 
{ looping of the shift register model and} 
{ continuation of the program. } 
{ PARAMETERS: none. } 
{ CALLS check,inflags,instage,logic,output, } 
{ printcon,sequend,shift. } 
{*********************************************************} 
Begin 
repeat 
count : = 0; { initialise } 
countone : = O; 
count zero . - 0; . -
Instage; { get seed } 
Inflags; { get fbk net} 
printcon; { o/p config } 
repeat 
count := count + 1; { no. in seq } 
Logic; { calc newstg} 
Shift; { shift array} 
output; { o/p vector } 
Check; { tst for end} 
until finishl; { flg for end} 
Sequend; { o/p results} 
until finish2 { flag to fin} 
end. 
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THE SIMULATION PROGRAM OUTPUT FOR THE FEEDBACK SHIFT 
REGISTER CONFIGURED ACCORDING TO THE EQUATION 
F(X) = x 15 + xl4 + 1 
THE SHIFT REG CONFIGURATION IS: 000000000000011 
111111111111111 
011111111111111 
001111111111111 
000111111111111 
000011111111111 
000001111111111 
000000111111111 
000000011111111 
000000001111111 
000000000111111 
000000000011111 
000000000001111 
000000000000111 
000000000000011 
000000000000001 
100000000000000 
010000000000000 
001000000000000 
000100000000000 
000010000000000 
000001000000000 
FIRST TWENTY VECTORS 
101010101001100 
010101010100110 
101010101010011 
010101010101001 
101010101010100 
010101010101010 
101010101010101 
110101010101010 
111010101010101 
111101010101010 
111110101010101 
111111010101010 
111111101010101 
111111110101010 
111111111010101 
111111111101010 
111111111110101 
111111111111010 
111111111111101 
111111111111110 
111111111111111 
LAST TWENTY VECTORS 
THE NUMBER OF STEPS IN THE SEQUENCE WAS 
THE NUMBER OF ONES IN THE SEQUENCE WAS 
THE NUMBER OF ZEROS IN THE SEQUENCE WAS 
32767 
16384 
16383 
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THE SIMULATION PROGRAM OUTPUT FOR THE FEEDBACK SHIFT 
REGISTER CONFIGURED ACCORDING TO THE EQUATION 
F(X) = x15 + x1 + 1 
THE SHIFT REG CONFIGURATION IS: 100000000000001 
111111111111111 
011111111111111 
101111111111111 
010111111111111 
101011111111111 
010101111111111 
101010111111111 
010101011111111 
101010101111111 
010101010111111 
101010101011111 
010101010101111 
101010101010111 
010101010101011 
101010101010101 
010101010101010 
001010101010101 
1001-01010101010 
110010101010101 
011001010101010 
001100101010101 
FIRST TWENTY VECTORS 
000000000100000 
000000000010000 
000000000001000 
000000000000100 
000000000000010 
000000000000001 
100000000000000 
110000000000000 
111000000000000 
111100000000000 
111110000000000 
111111000000000 
111111100000000 
111111110000000 
111111111000000 
111111111100000 
111111111110000 
111111111111000 
111111111111100 
111111111111110 
111111111111111 
LAST TWENTY VECTORS 
THE NUMBER OF STEPS IN THE SEQUENCE WAS 
THE NUMBER OF ONES IN THE SEQUENCE WAS 
THE NUMBER OF ZEROS IN THE SEQUENCE WAS 
32767 
16384 
16383 
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THE SIMULATION PROGRAM OUTPUT FOR THE FEEDBACK SHIFT 
REGISTER CONFIGURED ACCORDING TO THE EQUATION 
F(X) = xls + x13 + xlO + x8 + 1 
THE SHIFT REG CONFIGURATION IS: 000000010100101 
111111111111111 
011111111111111 
001111111111111 
000111111111111 
000011111111111 
000001111111111 
000000111111111 
000000011111111 
000000001111111 
100000000111111 
110000000011111 
011000000001111 
001100000000111 
000110000000011 
100011000000001 
110001100000000 
011000110000000 
101100011000000 
110110001100000 
111011000110000 
111101100011000 
FIRST TWENTY VECTORS 
101011001100001 
010101100110000 
101010110011000 
110101011001100 
011010101100110 
001101010110011 
100110101011001 
110011010101100 
111001101010110 
111100110101011 
111110011010101 
111111001101010 
111111100110101 
111111110011010 
111111111001101 
111111111100110 
111111111110011 
111111111111001 
111111111111100 
111111111111110 
111111111111111 
LAST TWENTY VECTORS 
THE NUMBER OF STEPS IN THE SEQUENCE WAS 
THE NUMBER OF ONES IN THE SEQUENCE WAS 
THE NUMBER OF ZEROS IN THE SEQUENCE WAS 
32767 
16384 
16383 
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THE SIMULATION PROGRAM OUTPUT FOR THE FEEDBACK SHIFT 
REGISTER CONFIGURED ACCORDING TO THE EQUATION 
F(X) = x15 + x1 2 + x3 + x1 + 1 
THE SHIFT REG CONFIGURATION IS: 101000000001001 
111111111111111 
011111111111111 
101111111111111 
010111111111111 
001011111111111 
100101111111111 
110010111111111 
111001011111111 
011100101111111 
101110010111111 
010111001011111 
001011100101111 
100101110010111 
010010111001011 
001001011100101 
000100101110010 
000010010111001 
000001001011100 
100000100101110 
010000010010111 
101000001001011 
FIRST TWENTY VECTORS 
100011111000000 
110001111100000 
111000111110000 
011100011111000 
001110001111100 
000111000111110 
100011100011111 
110001110001111 
111000111000111 
111100011100011 
111110001110001 
111111000111000 
111111100011100 
111111110001110 
111111111000111 
111111111100011 
111111111110001 
111111111111000 
111111111111100 
111111111111110 
111111111111111 
LAST TWENTY VECTORS 
THE NUMBER OF STEPS IN THE SEQUENCE WAS 
THE NUMBER OF ONES IN THE SEQUENCE WAS 
THE NUMBER OF ZEROS IN THE SEQUENCE WAS 
32767 
16384 
16383 
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THE SIMULATION PROGRAM OUTPUT FOR THE FEEDBACK SHIFT 
REGISTER CONFIGURED ACCORDING TO THE EQUATION 
F(X) = x15 + x10 + x5 + x1 + 1 
THE SHIFT REG CONFIGURATION IS: 100010000100001 
111111111111111 
011111111111111 
101111111111111 
010111111111111 
101011111111111 
010101111111111 
001010111111111 
100101011111111 
110010101111111 
011001010111111 
001100101011111 
100110010101111 
010011001010111 
001001100101011 
000100110010101 
100010011001010 
010001001100101 
001000100110010 
100100010011001 
010010001001100 
101001000100110 
FIRST TWENTY VECTORS 
111111111000000 
011111111100000 
001111111110000 
000111111111000 
000011111111100 
000001111111110 
100000111111111 
110000011111111 
111000001111111 
111100000111111 
111110000011111 
111111000001111 
111111100000111 
111111110000011 
111111111000001 
111111111100000 
111111111110000 
111111111111000 
111111111111100 
111111111111110 
111111111111111 
LAST TWENTY VECTORS 
THE NUMBER OF STEPS IN THE SEQUENCE WAS 
THE NUMBER OF ONES IN THE SEQUENCE WAS 
THE NUMBER OF ZEROS IN THE SEQUENCE WAS 
32767 
16384 
16383 
SIMULATION APPENDIX B - 13 
THE SIMULATION PROGRAM OUTPUT FOR THE FEEDBACK SHIFT 
REGISTER CONFIGURED ACCORDING TO THE EQUATION 
F(X) = xl5 + xll + x9 + x8 + x6 + x5 + x3 + x2 + 1 
THE SHIFT REG CONFIGURATION IS: 011011011010001 
111111111111111 
011111111111111 
001111111111111 
100111111111111 
010011111111111 
101001111111111 
010100111111111 
101010011111111 
010101001111111 
101010100111111 
010101010011111 
101010101001111 
010101010100111 
001010101010011 
100101010101001 
110010101010100 
011001010101010 
001100101010101 
000110010101010 
000011001010101 
100001100101010 
FIRST TWENTY VECTORS 
101010010000110 
110101001000011 
011010100100001 
001101010010000 
000110101001000 
000011010100100 
100001101010010 
110000110101001 
111000011010100 
111100001101010 
111110000110101 
111111000011010 
111111100001101 
111111110000110 
111111111000011 
111111111100001 
111111111110000 
111111111111000 
111111111111100 
111111111111110 
111111111111111 
LAST TWENTY VECTORS 
THE NUMBER OF STEPS IN THE SEQUENCE WAS 
THE NUMBER OF ONES IN THE SEQUENCE WAS 
THE NUMBER OF ZEROS IN THE SEQUENCE WAS 
32767 
16384 
16383 
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THE SIMULATION PROGRAM OUTPUT FOR THE FEEDBACK SHIFT 
REGISTER CONFIGURED ACCORDING TO THE EQUATION 
F(X) = x15 + x13 + x12 + xlO + x9 + x6 + x3 + xl + 1 
THE SHIFT REG CONFIGURATION IS: 101001001101101 
111111111111111 
011111111111111 
101111111111111 
010111111111111 
001011111111111 
100101111111111 
110010111111111 
011001011111111 
101100101111111 
110110010111111 
111011001011111 
111101100101111 
111110110010111 
011111011001011 
101111101100101 
110111110110010 
111011111011001 
011101111101100 
001110111110110 
000111011111011 
100011101111101 
FIRST TWENTY VECTORS 
010010001110110 
101001000111011 
010100100011101 
101010010001110 
010101001000111 
001010100100011 
100101010010001 
110010101001000 
111001010100100 
111100101010010 
111110010101001 
111111001010100 
111111100101010 
111111110010101 
111111111001010 
111111111100101 
111111111110010 
111111111111001 
111111111111100 
111111111111110 
111111111111111 
LAST TWENTY VECTORS 
THE NUMBER OF STEPS IN THE SEQUENCE WAS 
THE NUMBER OF ONES IN THE SEQUENCE WAS 
THE NUMBER OF ZEROS IN THE SEQUENCE WAS 
32767 
16384 
16383 
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THE SIMULATION PROGRAM OUTPUT FOR THE FEEDBACK SHIFT 
REGISTER CONFIGURED ACCORDING TO THE EQUATION 
F(X) = x15 + x12 + xll + x8 + x7 + x6 + x4 + x2 + 1 
THE SHIFT REG CONFIGURATION IS: 010101110011001 
111111111111111 
011111111111111 
001111111111111 
100111111111111 
110011111111111 
111001111111111 
111100111111111 
111110011111111 
011111001111111 
001111100111111 
000111110011111 
100011111001111 
110001111100111 
111000111110011 
111100011111001 
011110001111100 
001111000111110 
000111100011111 
000011110001111 
100001111000111 
010000111100011 
FIRST TWENTY VECTORS 
010001111111010 
001000111111101 
100100011111110 
010010001111111 
001001000111111 
000100100011111 
100010010001111 
110001001000111 
111000100100011 
111100010010001 
111110001001000 
111111000100100 
111111100010010 
111111110001001 
111111111000100 
111111111100010 
111111111110001 
111111111111000 
111111111111100 
111111111111110 
111111111111111 
LAST TWENTY VECTORS 
THE NUMBER OF STEPS IN THE SEQUENCE WAS 
THE NUMBER OF ONES IN THE SEQUENCE WAS 
THE NUMBER OF ZEROS IN THE SEQUENCE WAS 
32767 
16384 
16383 
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THE SIMULATION PROGRAM OUTPUT FOR THE FEEDBACK SHIFT 
REGISTER CONFIGURED ACCORDING TO THE EQUATION 
F(X) = x15 + x12 + xll + x8 + x5 + x4 + x2 + xl + 1 
THE SHIFT REG CONFIGURATION IS: 110110010011001 
111111111111111 
011111111111111 
101111111111111 
110111111111111 
011011111111111 
001101111111111 
100110111111111 
110011011111111 
111001101111111 
111100110111111 
111110011011111 
011111001101111 
101111100110111 
110111110011011 
011011111001101 
101101111100110 
110110111110011 
111011011111001 
111101101111100 
111110110111110 
111111011011111 
FIRST TWENTY VECTORS 
010100000010011 
001010000001001 
100101000000100 
010010100000010 
001001010000001 
000100101000000 
100010010100000 
110001001010000 
111000100101000 
111100010010100 
111110001001010 
111111000100101 
111111100010010 
111111110001001 
111111111000100 
111111111100010 
111111111110001 
111111111111000 
111111111111100 
111111111111110 
111111111111111 
LAST TWENTY VECTORS 
THE NUMBER OF STEPS IN THE SEQUENCE WAS 
THE NUMBER OF ONES IN THE SEQUENCE WAS 
THE NUMBER OF ZEROS IN THE SEQUENCE WAS 
32767 
16384 
16383 
APPENDIX C 
THE USER INTERFACE SOURCE CODE 
C.1. INTRODUCTION TO ANALYSER PROGRAM 
Appendices C to G contain the source code modules of the 
software developed for this project in the following order: 
C) The map file generated by the compilation and linking of 
the five source modules and the C source code for the user 
interfacing routines and initialising routines. This code 
contains the linked program entry point. 
D) The C source code for the screen generation and pop down 
window menus. 
E) The C source code for the creation of a logging file and 
the pop down window menu for the naming of this file. 
F) The Assembler source code for the IRQ3 interrupt service 
routine (which reads data from the analyser card) as well as 
the routines for installing and un-installing the service 
routine. 
G) The Assembler source code for the IRQ4 interrupt service 
routine (which reads received data from the RS232 
communications card) as well as the routines for installing 
and un-installing the service routine. 
MAP LISTING APPENDIX C - 3 
C.2. MAP LISTING OF PUBLIC SYMBOLS 
Stack Allocation= 4000 bytes 
Start 
OOOOOH 
090BOH 
0B3C2H 
OB3DOH 
OB700H 
OB830H 
OB866H 
OCB14H 
OCB22H 
OCB22H 
OCB22H 
OCB22H 
OCB22H 
OCB24H 
OCB24H 
OCB24H 
OCB24H 
OCB24H 
OCB44H 
OCB4CH 
OCC1DH 
OCClFH 
OCC20H 
OCC4EH 
OCC4EH 
OCC4EH 
OCCSOH 
00220H 
Stop 
090ADH 
0B3C1H 
0B3C2H 
0B6F1H 
OB82FH 
OB865H 
OCB13H 
OCB21H 
OCB22H 
OCB22H 
OCB22H 
OCB22H 
OCB23H 
OCB24H 
OCB24H 
OCB24H 
OCB24H 
OCB43H 
OCB4BH 
OCClCH 
OCClEH 
OCClFH 
OCC4DH 
OCC4EH 
OCC4EH 
OCC4EH 
OD21BH 
OE1BFH 
Length 
090AEH 
02312H 
OOOOOH 
00322H 
00130H 
00036H 
012AEH 
OOOOEH 
OOOOOH 
OOOOOH 
OOOOOH 
OOOOOH 
00002H 
OOOOOH 
OOOOOH 
OOOOOH 
OOOOOH 
00020H 
00008H 
OOOD1H 
00002H 
00001H 
0002EH 
OOOOOH 
OOOOOH 
OOOOOH 
OOSCCH 
OOFAOH 
Name 
TEXT 
EMULATOR TEXT 
C ETEXT 
STACK 
EMULATOR DATA 
NULL 
DATA 
CDATA 
XIB 
XI 
XIE 
XPB 
XP 
XPE 
XCB 
XC 
XCE 
CONST 
HOR 
MSG 
PAD 
EPAD 
BSS 
XOB 
XO 
XOE 
c common 
STACK 
Origin Group 
OB83:0 DGROUP 
Address Publics by Name 
OB83:12Bl 
0000:BDOE 
OB83:12BO 
0000:6A1B 
0000:6CDC 
OOOO:FE32 Abs 
OOOO:OE32 Abs 
OOOO:SC32 Abs 
0000:1632 Abs 
0000:0632 Abs 
0000:A23D Abs 
0000:4000 Abs 
0000:COOO Abs 
0000:8000 Abs 
0B83:0EDE 
$i8_implicit_exp 
$i8 input 
$i8-input ws 
$i8=output 
$i8_tpwr10 
FIARQQ 
FICRQQ 
FIDRQQ 
FIERQQ 
FISRQQ 
FIWRQQ 
FJARQQ 
FJCRQQ 
FJSRQQ 
STKHQQ 
Class 
CODE 
CODE 
ENDCODE 
STACK 
FAR DATA 
BEGDATA 
DATA 
DATA 
DATA 
DATA 
DATA 
DATA 
DATA 
DATA 
DATA 
DATA 
DATA 
CONST 
MSG 
MSG 
MSG 
MSG 
BSS 
BSS 
BSS 
BSS 
BSS 
STACK 
MAP LISTING 
OB83:003E 
0000:6D87 
0000:8A64 
0B83:l9E2 
0000:2F43 
OB83:006C 
0000:8518 
0B83:0D58 
OB83:0D36 
0B83:0D3C 
OB83:0DOE 
OB83:0CEE 
OB83:0CAC 
OB83:0CAE 
0B83:0D4E 
0B83:0D3E 
OB83:0D34 
0B83:0D38 
0B83:0D3A 
OB83:0D42 
OB83:0DEA 
0B83:0E54 
OB83:0E42 
OB83:0D40 
0B83:0D44 
0000:3821 
0B83:0D26 
0B83:0E1A 
OB83:142A 
OB83:142B 
OB83:142C 
0000:6DC8 
OB83:006E 
0000:004C 
0000:77B4 
0000:8A67 
0000:1B23 
0000:00BO 
0000:00DF 
OB83:1256 
0000:0lOE 
0000:3010 
0000:0192 
0000:01A8 
OB83:006D 
OB83:13FO 
OB83:19FO 
0000:01E7 
0000:021A 
0B83:0F72 
0000:023F 
OB83:1638 
0B83:0F4E 
OB83:0042 
above thresh 
atof 
atol 
_average 
bios 
-breaks tat 
-brkctl 
_b_adap_state 
_b_bp 
b cga 
-b-curknown 
b curoff 
_b_curpage 
b curtype 
-b-device 
-b-ega 
-b-es 
b know hw 
_b_mdpa 
b mem ega 
-b-pactnode 
-b-pcmodel 
=b=pcurwin 
_b_pgc 
_b_sw_ega 
_b_vidcpy 
b wnerr 
-b-wnlist 
cl 
c2 
c3 
-calloc 
=channel_flag 
check 
close 
creat 
-er file 
curs off 
curs on 
-daylight 
dev test 
-dos 
dta reset 
-dta-set 
=dump_flag 
edata 
end 
end rec 
end trx 
environ 
erase line 
_erray 
errno 
err sec 
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MAP LISTING 
0000:6F81 
0000:6FEC 
0000:7810 
OB83:1708 
0000:1F69 
0000:1F9C 
0000:8AED 
0000:708F 
0B83:l9E8 
0000:70B5 
0000:7226 
OB83:0036 
0000:70EC 
0000:8BlE 
OB83:19DE 
0000:558A 
0000:4C08 
0000:1CB6 
0000:1D5D 
0000:027D 
0000:038F 
0000:0298 
0B83:l9E6 
OB83:19EA 
0000:1688 
0000:7108 
0000:7115 
0000:85DC 
0000:7878 
0000:7196 
0000:30BB 
OB83:003A 
0000:1B7C 
OB83:1702 
OB83:162E 
0000:0010 
0000:7234 
OB83:0070 
0000:71A3 
0000:71F5 
0000:0445 
0000:0531 
0000:04AE 
0000:1475 
0000:05B4 
0000:06C6 
0000:05D6 
0000:126A 
OB83:176C 
OB83:0064 
0000:1233 
OB83:1422 
OB83:1632 
OB83:1636 
exit 
fclose 
fflush 
file name 
flretdta 
flsetdta 
flushall 
-fopen 
-fpoint 
fprintf 
-free 
-frequency 
=getch 
getenv 
grand total 
=gvrdrect 
gvwrrect 
init 
init2 
_inj_err 
_inj_err_rx 
inj err tx 
-inj-flag 
-inj-flag tx 
=inj=wind-
inp 
-int86 
=isatty 
itoa 
-kbhit 
-kbin 
last rd 
-log wind 
-loop_count 
!time 
main 
-malloc 
-mask 
_memcpy 
memset 
menul 
menul rx 
menul tx 
-menul-wind 
-menu2 
menu2 rx 
-menu2-tx 
-menu2-wind 
_message 
mess buf 
mess-table 
new dta ads 
-old-dta-ads 
- -
old off2 
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OB83:1700 _old seg2 
0000:85FE _open 
0000:727A _outp 
OB83:1706 _pbuffer 
OB83:1428 pointmessage 
0000:7288 _printf 
0000:4C2F _qymodel 
0000:72CF rand 
0000:83EO remove 
OB83:1976 _responsel 
0000:07Al restrt 
0000:07DC _running 
0000:09CC _run_print 
OB83:19EB _rx_flag 
OB83:19DB _rx_flag_tx 
0000:1120 rx table 
OB83:0066 -sample time 
- -0000:1811 _sample_wind 
0000:310B scattrib 
0000:1FC3 scbox 
0000:4C60 scchgdev 
0000:325E sccurpos 
0000:2256 sccurset 
0000:22EF sccurst 
0000:32BE _scequip 
0000:23EE scmode 
0000:3573 scnewdev 
0000:247F _scpage 
0000:38FA _scpages 
0000:24AE 
_scpgcur 
0000:55AB _scpscrol 
0000:5ACD scrdbuf 
0000:57FB scread 
0000:39F8 scrows 
0000:5C98 scscroll 
0000:4094 _scttywin 
0000:5090 _scttywrt 
0000:5D9A scwrbuf 
0000:585B scwrite 
OOOO:OD9B _set_sample 
OOOO:OE28 set threshold 
OOOO:OE98 set-tx threshold 
-0000:0910 single 
0000:72BE srand 
OB83:19DA start 
OOOO:OF08 start err count 
OOOO:OF4C start rec 
OOOO:OFC7 start trx 
0000:835C strcat 
0000:72FB 
_strcmp 
0000:7330 _strcpy 
0000:7355 strlen 
0000:BBEB 
_strncmp 
0000:8B6E 
_strncpy 
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OB83:0068 threshold 
0000:199A thresh wind 
0000:7370 time 
OB83:1252 timezone 
OB83:1426 tm now 
0000:73C7 tolower 
OB83:004E total2 
0000:lDDC trx buf 
OB83:0046 tx above thresh 
OB83:005A _tx_average 
OB83:004A tx err sec 
OB83:1420 _tx=flag 
OB83:19DC _tx_flag_tx 
OB83:0056 _tx_grand_total 
OB83:005E _tx_ppm 
0000:1000 tx table 
OB83:006A tx threshold 
OB83:0062 tx total 
OB83:0052 tx total2 
OB83:1258 tzname 
0000:8791 tzset 
0000:8923 ultoa 
0000:83C4 _ungetch 
0000:83EO unlink 
0000:26DO _utabsptr 
0000:5200 utintoff 
0000:5211 utinton 
0000:5222 utmove 
0000:3A49 utslmove 
0000:3A6B _utsreg 
0000:6044 viads 
0000:63AA -vidirect 
0000:640E virdrect 
0000:59AO viwrrect 
0000:5247 wncover 
0000:2713 wncreate 
0000:3A87 wncurmov 
0000:3B14 _wncurpos 
0000:3B55 wncursor 
0000:27FD =wndsplay 
0000:2A6B _wndstroy 
0000:3C86 _wnforget 
0000:5344 _wngetimg 
0000:3D38 wnhide 
0000:41CO _wnmkimg 
0000:53CB _wnovrlap 
0000:4214 _wnpgadd 
0000:42Dl _wnpgrem 
0000:5423 _wnputbor 
0000:54D5 _wnputimg 
0000:2AFD _wnquery 
0000: 2CAC wnremove 
0000:43C5 wnseldev 
0000:4456 wnselect 
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0000:44B3 wnunhide 
0000:463F =wnupdate 
0000:5560 wnvalnod 
0000:472D wnvalwin 
0000:2D28 _wnwrap 
0000:4757 wnwrbuf 
0000:4965 _wnwrtty 
0000:892D write 
0000:1CE2 xit 
0000:lDAE xit2 
OB83:0F34 _abrkp 
0B83:0EE4 abrktb 
OB83:0F34 abrktbe 
0000:9876 Abs acrtmsg 
0000:9876 Abs acrtused 
-OB83:0F42 aintdiv 
0000:763C amalloc 
0000:7779 amallocbrk 
0B83:l1B6 amblksiz 
-0000:771D amexpand 
0000:7757 amlink 
0000:6EC7 _amsg_exit 
0000:8C25 aNlmul 
0000:8C51 aNuldiv 
0000:8C25 aNulmul 
OB83:11BO _asegl 
OB83:1088 _asegds 
OB83:11B2 asegn 
OB83:11B4 _asegr 
OB83:0EEO asizds 
0000:6E28 astart 
OB83:0EE2 
_atopsp 
OB83:1776 bufin 
-OB83:142E bufout 
OB83:11E4 =byte 
OB83:1247 
_cappend 
0000:8B96 catox 
-0000:6924 cfltcvt 
-OB83:11E6 cflush 
-0000:670E cftoe 
-0000:67FC cftof 
0000:68C4 =cftog 
OB83:0F74 child 
-0000:6El2 chkstk 
-0000:6ED2 cinit 
-0000:6EC4 cintDIV 
0000:8A07 cltoasub 
0000:8603 
_copensub 
0000:6659 
_cropzeros 
0000:8A83 csetmode 
OB83:0F76 
_csigtab 
0000:6FC4 ctermsub 
OB83:0F7E 
_ctype 
OB83:0F7E 
_ctype_ 
MAP LISTING 
0000:8ADA 
0000:8Al3 
OB83:1202 
OB83:0F58 
0000:77C8 
0000:7700 
OB83:0F56 
OB83:0F57 
0000:81EO 
0000:6F98 
0B83:0F46 
0000:66CB 
0000:6516 
0000:83ED 
0000:8CC9 
0000:8CB6 
0000:6993 
0000:9876 Abs 
0B83:l29E 
0000:6620 
090B:0723 
090B:0200 
0B83:l2E6 
090B:2203 
090B:0024 
0000:65E3 
OB70:012E 
090B:227F 
0000:6019 
0000:73E2 
0000:75B3 
0000:8380 
OB83:1096 
OB83:1136 
OB83:129E 
0000:8847 
OB83:11AE 
0B83:l1E8 
0000:77DC 
0000:874F 
0000:7226 
0000:7234 
0000:7893 
0000:78C3 
0000:7798 
0000:7411 
OB83:0F58 
0B83:0F5A 
OB83:0F56 
OB83:0F57 
0000:78EC 
0000:66AD 
0B83:0F54 
0B83:0F52 
cXENIXtoDOSmode 
cxtoa 
_days 
doserrno 
-dosretO 
dosretax 
=dosvermajor 
dosverminor 
dtoxtime 
-exit 
fac 
fassign 
fcmp 
flsbuf 
fltin 
fltinf 
fltout 
fltused 
fmode 
forcdecpt 
-fpemulator 
-FPEXCEPTION87 
=fpinit 
FPINSTALL87 
_fpmath 
_fpsignal 
fptaskdata 
-FPTERMINATE87 
fptostr 
-freebuf 
ftbuf 
getstream 
iob 
iob2 
iomode 
isindst 
lastiob 
=lpdays 
maperror 
-myalloc 
-nfree 
nmalloc 
NMSG TEXT 
NMSG WRITE 
nullcheck 
-openfile 
oserr 
osfile 
_osmajor 
osminor 
_output 
_positive 
psp 
=pspadr 
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MAP LISTING 
0000:SOFB 
0000:82F6 
0000:7514 
OB83:0F50 
0B83:0F6E 
OB83:0F70 
OB83:125C 
OB83:1272 
_setargv 
_setenvp 
stbuf 
umaskval 
__ argc 
argv 
--dnames 
mnames 
Program entry point at 0000:6E28 
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C.3. USER INTERFACING C ROUTINES 
/***************************************************/ 
/* COMLINK:CONTROLLING PROGRAM FOR ANALINK */ 
/***************************************************/ 
/************************************/ 
/* INCLUDE FILES */ 
/************************************/ 
#include <stdio.h> I* file for £print *I 
#include <conio.h> I* file for outport *I 
#include <stdlib.h> I* file for tolower *I 
#include <time.h> I* file for time *I 
#include <dos.h> I* file for c-int86 *I 
#include <process.h> I* file for exit etc *I 
#include <malloc.h> I* file for malloc *I 
#include <bfile.h> I* file for fl functns*/ 
#include <butility.h> I* file for general *I 
/************************************/ 
I* CONSTANT DEFINITIONS *I 
/************************************/ 
#define FREQUENCY2 2048000 I* 2MHz bits I sec *I 
#define FREQUENCY8 8000000 I* 8MHz bit count *I 
#define INT CNT LO OxOO I* count for 2MHz *I 
- -#define Ox28 I* interrupt *I INT CNT HI 10 mSec 
#define INT-CNT-L08 OxFF I* count for 8 MHz *I 
#define INT-CNT-HI8 OxFF I* 10 mSec interrupt *I 
#define ACNT LO OxFE I* count for 1 injected *I 
#define ACNT HI OxFF I* error per 64kbits *I 
#define BCNT LO OxFF I* count for 2 injected *I 
#define BCNT HI Ox7F I* errors per 64kbits *I 
#define CCNT LO Ox33 I* count for 5 injected *I 
#define CCNT HI Ox33 I* errors per 64kbits *I 
#define DCNT LO Ox9A I* count for 10 injected *I 
#define DCNT HI Oxl9 I* errors per 64kbits *I 
#define ECNT LO Ox8F I* count for lOOinjected *I 
#define ECNT HI Ox02 I* errors per 64kbits *I 
#define CNTO MODE Ox34 I* no.a m&lsb mode2,bin *I 
#define CNTl MODE Ox78 I* no.l m&lsb mode4,bin *I 
#define CNT2 MODE OxB4 I* no.2 m&lsb mode2,bin */ 
#define TEST MODE Oxl8 I* no.O lsb mode4,bin *I 
#define RESET OxFF I* reset byte format *I 
#define REC BITS OxFC I* receiver reset mask */ 
-#define TRX BIT OxFB I* transmittc:::r res<?t mask*/ 
-#define INJ BIT OxEF I* inject '?rr reset mask*/ 
#define STRT CLK OxF7 I* clock reset bit *I 
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#define 
#define 
#define 
#define 
#define 
#define 
#define 
#define 
#define 
#define 
#define 
RST LCH 
CNTERO 
CNTERl 
CNTER2 
CNTRLl 
MAX SAMPLE 
FULL 
VIDEO 
ESC 
ESC COM 
ESC DATA 
Ox31B 
Ox31C 
Ox31D 
Ox31E 
Ox31F 
100 
OxFF 
OxlO 
OxlB 
OxFOlB 
OxOFlB 
/* reset latch address*/ 
/* counterO latch address*/ 
/* counterl latch address*/ 
/* counter2 latch address*/ 
/* control latch address*/ 
I* no. of samples per sec*/ 
/* fullcount bit pattern*/ 
/* int no. for bias video*/ 
/* char for communication*/ 
/* char for communication*/ 
I* char for communication*/ 
/************************************/ 
/* GLOBAL DATA AREA */ 
/************************************/ 
/**********************************************************/ 
/* This section includes all data being accessed by */ 
I* more than one function as well as public data to */ 
/* be accessed by assembler routines as well as the */ 
/* declarations of the assembler routines called */ 
I* and the 'c' routines called externally. *I 
/**********************************************************/ 
struct tm *tm_now; 
FILE *fpoint,*fopen(); 
I* needed for time calls*/ 
I* needed for file access*/ 
I* needed for OTA setup*/ ADS old_dta_ads,new_dta_ads; 
unsigned long frequency= FREQUENCY2, 
last_rd = OxFFFF,loop_count, 
above thresh= O,err sec= O, 
long 
float 
unsigned 
char 
tx above thresh= O,tx err sec= O, 
total2 =-O,tx_total2 =-0; -
ltime; I* needed for time call*/ 
grand_total,tx_grand_total = 0, /*stat*/ 
average,tx_average = O,tx_ppm = O; /* variables*/ 
pointmessage,old_off2,old_seg2, 
erray[MAX_SAMPLE], 
tx total= O,mess buf = 0, 
sample_time = l,threshold = 0, 
tx_threshold = O; 
cl,c2,c3,breakstat = 0,message[lOJ, 
*file_name[SO],*responsel[SO],*pbuff~r, 
start,tx flag,rx flag,inj flag, 
tx_flag_tx,rx_flag_tx,inj=flag_tx, 
dump_flag = O;channel_flag = 0, 
/*flag*/ 
I* and * / 
I* char*/ 
/* bytes*/ 
mask= RESET; 
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extern trx_buf(),init(),xit(),init2(), 
xit2(); /* ASM8088 procs */ 
extern tx_table(),rx_table(), 
menul wind(),menu2 wind(), 
inj wind(),sample wind(), 
thresh_wind(),cr_file(); 
I* c procs */ 
/************************************/ 
/* MAIN FUNCTION */ 
/************************************/ 
/**********************************************************/ 
I* 
I* 
I* 
I* 
I* 
I* 
I* 
I* 
I* 
I* 
I* 
I* 
PROCEDURE:main() 
FUNCTION :This procedure calls the initialising 
routines, calls the main interactive 
menu and then resets the enviroment 
with control always returning to it. 
GLOBAL VARS:none. 
CALLS:check(),curs_off(),curs_on(),dev_test(), 
dta_set(),dta_reset(),init(),init2(), 
menul() ,restrt() ,xit() ,xit2(). 
start err count. 
- -PARAMETERS:none. 
RETURNS:none. 
*I 
*I 
*I 
*I 
*I 
*I 
*I 
*I 
*I 
*I 
*I 
*I 
/**********************************************************/ 
main ( ) 
{ 
} 
restrt ( ) ; 
dev_test(); 
init(); 
init2(); 
dta_set(); 
start_err_count(); 
curs_off(); 
menul ( ) ; 
curs_on(); 
check(); 
dta_reset(); 
xit2(); 
xi t ( ) ; 
exit ( 0) ; 
I* 'c' prog entry point*/ 
/* reset device if not*/ 
/* test if dev in system*/ 
/* interrupt initialise*/ 
/* initialise comms intr*/ 
/* setup disk trans buf */ 
/* start intrpt counter*/ 
I* cursor off for menu */ 
/* goto menu-driven part*/ 
/* turn cursor back on */ 
/* total reset request?*/ 
/* restore default DTA */ 
/* disable comms intrpt */ 
/* disable interrupts */ 
/* exit to DOS return O */ 
/************************************/ 
/* OTHER FUNCTIONS */ 
/************************************/ 
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/**********************************************************/ 
/* PROCEDURE:check() */ 
/* FUNCTION:this function asks the user if a total devic*/ 
/* reset is required on exit from the program or */ 
/* only a partial one. in the case of a partial */ 
I* reset the device will continue transmitting as */ 
/* long as the board is powered up or until the dev*/ 
/* device is reset by re-entering the program. */ 
/* the control latch mask is tested and the user is*/ 
/* informed if the device is transmitting on exit */ 
/* GLOBAL VARS:c3,mask. */ 
/* CALLS:end_rec(),restrt(). */ 
/* PARAMETERS:none. */ 
/* RETURNS:none. */ 
!**********************************************************/ 
check () 
{ 
} 
char reply; 
printf 
("\xlb[23,10f 
printf ( "\xlb[ 2J"); 
printf 
" ) ; 
/* clear screen escape*/ 
("\xlb[l9;27fDO YOU WISH TO RESET CARD ON EXIT? (Y/N)"); 
reply= tolower(reply = getch()); /* get response */ 
if (reply== 'y') 
restrt ( ) ; 
else 
end_rec (); 
if (mask != RESET) 
printf 
/* total reset of device *I 
/* else */ 
/* continue transmitting*/ 
("\xlb[23;27fTHE DEVICE IS STILL TRANSMITTING !\n"); 
printf("\xlb[23;lf"); /* position exit cursor*/ 
!**********************************************************/ 
/* PROCEDURE:curs off() */ 
/* FUNCTION:This function makes a DOS system call throug*/ 
I* the int86 library function and sets the cursor*/ 
/* top line to be below the cursor bottom line to*/ 
I* turn it off for the duration of menu displays */ 
/* GLOBAL VARS:none. */ 
I* CALLS:none */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
/**********************************************************/ 
comlink.c source code 
curs_off() 
{ 
} 
union REGS regs; 
regs.h.ah = 01; 
regs.h.al = 00; 
regs.h.ch = OxlO; 
regs.h.cl = 00; 
int86(VIDEO,&regs,&regs); 
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/* set the register*/ 
/* values through */ 
/* the union regs' */ 
/* fields */ 
/**********************************************************/ 
/* PROCEDURE:curs_on() */ 
/* FUNCTION:this function makes a dos system call throug*/ 
/* the int86 library function to set the cursor */ 
/* back to the DOS standard. */ 
/* GLOBAL VARS:none. */ 
/* CALLS:none */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
/**********************************************************/ 
curs_on() 
{ 
} 
union REGS regs; 
regs.h.ah = 01; 
regs.h.al = 00; 
regs.h.ch = 06; 
regs.h.cl = 07; 
int86(VIDEO,&regs,&regs); 
/* set the register */ 
/* parameters passed in */ 
/* the union regs'fields */ 
/**********************************************************/ 
/* PROCEDURE:dev_test() */ 
/* FUNCTION:This function tests,at program start,whether*/ 
/* a device is connected in the system or not and*/ 
/* informing the user in the case of one not found*/ 
/* the test is done by enabling the clock and the*/ 
/* interrupt counter (in test mode) and seeing */ 
/* whether the counter is present by reading the */ 
/* count and looking for a change from FF which is*/ 
/* the open circuit bus count ( no I/0 device ) */ 
/* GLOBAL VARS:c2,mask,loop count,breakstat. */ 
/* CALLS:none - */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
/**********************************************************/ 
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dev test () 
{ 
outp(RST LCH,mask &= STRT CLK);/*start the ck on board *I 
outp(CNTRLl,TEST_MODE); - /* set countO to testmode*/ 
outp(CNTERO,FULL); /* write full count*/ 
loop_count = O; 
do 
{ 
if (loop_count++ >= 1000) I* max no. of test loops *I 
{ 
breaks tat = 1. I* set flag to show break*/ 
' break; I* leave loop *I 
} 
} 
while ( ( c2 = inp ( CNTERO) ) ~ FULL -- 0); /*tstO counting?*/ 
outp(CNTRLl,CNTO_MODE); 
} 
/**********************************************************/ 
/* PROCEDURE:dta reset() */ 
/* FUNCTION:Resets the disk transfer area to what it was*/ 
/* origrnally, in the program segment prefix. */ 
/* GLOBAL VARS:none */ 
/* CALLS:none */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
/**********************************************************/ 
dta_reset () 
{ 
flsetdta(&old_dta_ads);/* setup dta address to default*/ 
} 
/**********************************************************/ 
/ * PROCEDURE: dta set ( ) * / 
/* FUNCTION:The procedure allocates a buffer from memory*/ 
I* and sets up the disk transfer address to point*/ 
/* to this after saving the old dta. */ 
/* GLOBAL VARS:old_dta_ads,new_dta_ads,pbuffer. */ 
/* CALLS:none */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
/**********************************************************/ 
dta_set ( ) 
{ 
} 
flretdta(&old_dta_ads); /* fetch DTA address*/ 
if (NIL != (pbuffer = malloc(512))) I* allocate mem buf*/ 
{ 
utabsptr(pbuffer,&new_dta_ads);/* s'?t pnter to buf */ 
flsetdta(&new_dta_ads); /* write pointer to DTA */ 
} 
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/**********************************************************/ 
/* PROCEDURE:end_rec() */ 
/* FUNCTION:this function resets the receiving sectionof*/ 
/* the device and the interrupt counter. */ 
/* GLOBAL VARS:mask,rx flag */ 
/* CALLS:none - */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
/**********************************************************/ 
end_rec() 
{ 
} 
outp(CNTRLl,CNTO_MODE); /* reset int counter */ 
outp(RST LCH,mask I= ~REC BITS);/*reset receiver device*/ 
rx_flag ~ O; -
/**********************************************************/ 
/* PROCEDURE:end_trx() */ 
/* FUNCTION:this function resets the transmitter section*/ 
/* of the device. */ 
/* GLOBAL VARS:mask,tx fag tx. */ 
/* CALLS:none */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
/**********************************************************/ 
end_trx() 
{ 
} 
outp(RST LCH,mask I= ~TRX_BIT);/* reset transmit device*/ 
tx_flag_tx = O; 
/**********************************************************/ 
/* PROCEDURE:erase_line() */ 
/* FUNCTION:this function is a general purpose screen */ 
/* utility function to erase all characters betwn */ 
/* 'coll' and 'col2' on 'rownum' using variable */ 
/* ANSI escape sequences and outputting blank */ 
I* characters. */ 
/* GLOBAL VARS:none. */ 
/* CALLS:none */ 
/* PARAMETERS:rownum,coll,col2. */ 
/* RETURNS:none */ 
/**********************************************************/ 
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erase_line(rownum,coll,col2) 
int rownum,coll,col2; 
{ 
inti; 
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printf("\xlb[%d;%df",rownum,coll);/* position curscoll*/ 
for (i = coll;i <= col2;i++) /* output blanks until */ 
printf(" "); /* column 2 is reached */ 
} 
/**********************************************************/ 
/* PROCEDURE:curs on() */ 
/* FUNCTION:This procedure checks which channel is being*/ 
/* used at the present time and selects which */ 
I* menu procedure to call. */ 
/* GLOBAL VARS:channel_flag. */ 
/* CALLS:none */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
!**********************************************************/ 
inj_err () 
{ 
} 
if (channel flag != 0) 
inj_err_tx(); 
else 
inj_err_rx(); 
/* if tx channel active*/ 
/* if rx channel active*/ 
!**********************************************************/ 
/* PROCEDURE:inj_err_tx() */ 
/* FUNCTION:this function displays a menu for injection*/ 
/* of errors and allows user choice as to what rate*/ 
/* of error injection to use. the function then */ 
/* writes the mode and count to the error injection*/ 
I* counter on the board. */ 
/* GLOBAL VARS:c3. */ 
/* CALLS:none */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
!**********************************************************/ 
inj_err_tx() 
{ 
c3 = inj_wind(S,45); 
c3 = tolower(c3); 
outp(CNTRL1,CNT2_MODE); 
switch (c3) 
{ 
case 'a': 
/* get user response char*/ 
/* output mode to count2 */ 
/* test user response */ 
outp(CNTER2,ACNT_LO) ;/* output count for 1 */ 
outp(CNTER2,ACNT_HI);/* error injection/ 64k */ 
break; 
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} 
case 'b': 
outp(CNTER2,BCNT LO);/* output count for 2 */ 
outp(CNTER2,BCNT=HI);/* error injection/ 64k */ 
break; 
case 'c': 
outp(CNTER2,CCNT LO);/* output count for 5 */ 
outp(CNTER2,CCNT=HI);/* error injection/ 64k */ 
break; 
case 'd': 
outp(CNTER2,DCNT LO);/* output count for 10 */ 
outp(CNTER2,DCNT=HI);/* error injection/ 64k */ 
break; 
case 'e': 
} 
outp(CNTER2,ECNT_LO);/* output count for 100 */ 
outp(CNTER2,ECNT HI);/* error injection/ 64k */ 
break; -
!**********************************************************/ 
/* PROCEDURE:inj err rx() */ 
/* FUNCTION:this-function displays a menu for injection*/ 
/* of errors and allows user choice as to what rate*/ 
/* of error injection to use. the function then */ 
/* tansmits the formatted commands across the link*/ 
/* to implement the error injection on that channel*/ 
/* GLOBAL VARS:c3,mess buf. */ 
/* CALLS:inj_wind(),trx_buf(). */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
/**********************************************************/ 
inj_err_rx() 
{ 
c3 = inj wind(5,6); 
c3 = tolower(c3); 
switch (c3) 
/* get user response char*/ 
/* test user response */ 
{ 
case 'a': 
mess buf = INJ BIT* 256 + 'a'; /* create word*/ 
trx_buf(ESC_COM,mess_buf); /* trx comd message*/ 
break; 
case 'b': 
mess buf = INJ BIT* 256 + 'b';/* create word*/ 
trx_buf(ESC_COM,mess_buf); /* trx comd message*/ 
break; 
case 'c': 
mess buf = INJ BIT* 256 + 'c' ;/* create word*/ 
trx_buf(ESC_COM,mess_buf); /* trx comd message*/ 
break; 
case 'd': 
mess buf = INJ BIT* 256 + 'd' ;/* create word*/ 
trx_buf(ESC_COM,mess_buf); /* trx comm message*/ 
break; 
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} 
case 'e': 
} 
mess buf = INJ BIT* 256 + 'e' ;/* create word*/ 
trx_buf(ESC_COM,mess_buf); /* trx comm message*/ 
break; 
/**********************************************************/ 
/* PROCEDURE:menul() */ 
/* FUNCTION:This procedure tests which channel is being*/ 
I* worked with and calls the appropriate menu proc */ 
/* It also calls the procs which create the screen*/ 
/* display and prints an appropriate message if */ 
I* a device is not connected. */ 
/* GLBLVARS:cl,breakstat,channel flag,rx flag tx,rx flag*/ 
I* CALLS:tx_table(),rx_table(),mess_table(),menul_rx(), */ 
/* menul tx(). */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
/**********************************************************/ 
menul () 
{ 
} 
inti; 
tx_table (); 
rx_table(); 
mess_table(); 
printf("\xlb[20;36f\xAE ANALINK 
if (breakstat != 0) 
printf("\xlb[23;22fDEVICE NOT 
do 
{ 
if (channel_flag != 0) 
{ 
/*tx channel stat table*/ 
/*rx channel stat table*/ 
/* screen message area*/ 
\xAF");/*table heading*/ 
I* no device! */ 
CONNECTED PLEASE END !"); 
menul_tx(}; /* if tx channel active & */ 
} 
else 
{ 
} 
} 
if ((rx_flag_tx 
menu2(); 
! = 0) & & ( c 1 ! = 'z' ) ) / * rxing * / 
/* goto menu2 tx */ 
menul_rx(); 
if ( (rx_flag 
menu2(); 
/* if rx channel active*/ 
! = 0) & & ( c 1 ! = 'z' ) ) / * if rxing * / 
/* goto menu2 rx */ 
while ( c 1 ! = ' z ' ) ; I* no 'z' entered*/ 
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/**********************************************************/ 
/* PROCEDURE:rnenul_tx() */ 
/* FUNCTION:this function displays the initial menu for*/ 
/* the transmit channel side of the screen and */ 
/* offers the user the choice of operation modes */ 
I* such as starting or stopping transrnitting,start-*/ 
/* ing or stopping receiving or exiting the prog */ 
/* the status of the flags is tested to offer */ 
I* only valid choices to the user. once the recv *I 
/* mode has been enabled the function calls */ 
/* rnenu2 autornaticallly thus the transmitter on */ 
/* the board should be started before the receiver*/ 
/* The receiver started is the one affecting */ 
/* this channel i.e. other side the link and thus */ 
/* the appropriate command is formatted and sent. */ 
/* GLOBAL VARS:cl,rness buf,rx flag tx. */ 
/* CALLS:rnenul_wind(),start_trx(),end_trx(),trx_buf(). */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
/**********************************************************/ 
rnenul tx ( ) 
{ 
cl= rnenul_wind(S,45); 
cl= tolower(cl); 
switch(cl) 
/* display menu tx side*/ 
/* fetch response*/ 
{ 
} 
case 't' : 
start_trx(); 
break; 
case 'h': 
end trx (); 
break; 
case 'r': 
mess buf = REC BITS* 256 + 
trx_buf(ESC_COM,rness_buf); 
rx_flag_tx = 1; 
break; 
case 'c': 
} 
mess buf = REC BITS* 256 + 
trx_buf(ESC_COM,rness_buf); 
rx flag tx = O; 
break; -
/* transmit start*/ 
/* if t entered */ 
I* end transmit */ 
/*if so required*/ 
O;/* transmit corn*/ 
/* over link to*/ 
/* begin receiv */ 
/* if r entered*/ 
RESET;/* trx corn*/ 
/* over link to */ 
/* end receiving*/ 
/* if centered */ 
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/**********************************************************/ 
/* PROCEDURE:menul rx() */ 
/* FUNCTION:this function displays the initial menu for*/ 
/* the transmit channel side of the screen and */ 
/* offers the user the choice of operation modes */ 
/* such as starting or stopping transmitting,start-*/ 
/* ing or stopping receiving or exiting the prog */ 
/* the status of the flags is tested to offer */ 
/* only valid choices to the user. once the recv */ 
/* mode has been enabled the function calls */ 
/* menu2 automaticallly thus the transmitter on */ 
/* the board should be started before the receiver*/ 
/* The transmitter started is the one affecting */ 
/* this channel i.e. other side the link and thus */ 
/* the appropriate command is formatted and sent. */ 
/* GLOBAL VARS:cl,mess_buf,tx_flag. */ 
/* CALLS:menul_wind(),trx_buf(),start_res(),end_rec(). */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
/**********************************************************/ 
menul_rx() 
{ 
} 
cl= menul_wind(5,6); 
cl= tolower(cl); 
switch(cl) 
{ 
} 
case 't' : 
mess buf = TRX BIT* 256 + 
trx_buf(ESC_COM,mess_buf); 
tx_flag = l; 
break; 
case 'h': 
mess buf = TRX BIT* 256 + 
trx_buf(ESC_COM,mess_buf); 
tx_flag = O; 
break; 
case 'r': 
start_rec(); 
break; 
case 'c': 
end_rec(); 
break; 
/* fetch response*/ 
/* transmt start */ 
/* transmit com*/ 
over link to */ 
start transmt */ 
if t enetered */ 
0 • , 
I* 
I* 
I* 
RESET; /* trx com*/ 
/* over link to */ 
/* end transmit */ 
/* if h entered */ 
/* start receiving*/ 
/* if r entered */ 
/* end receive if*/ 
I* centered */ 
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/**********************************************************/ 
/* PROCEDURE:menu2() */ 
/* FUNCTION:This procedure determines which channel is */ 
/* active at present and calls the appropriate menu*/ 
/* routine until an ending character is entered. */ 
/* GLOBAL VARS:c2,channel flag. */ 
/* CALLS:menu2 rx(),menu2-tx(). */ 
/* PARAMETERS:none - */ 
/* RETURNS:none */ 
/**********************************************************/ 
menu2 () 
{ 
do 
{ 
if (channel_flag != 0) 
menu2 tx(); 
else -
menu2_rx(); 
} 
while (c2 != 'z'); 
} 
/* if tx channel */ 
/* if rx channel */ 
/* no 'z' entered*/ 
/**********************************************************/ 
/* PROCEDURE:menu2_tx() */ 
/* FUNCTION:This function displays the display control */ 
I* menu for the transmitting channnel side */ 
I* and offers the user display options such as */ 
/* sample time selection, threshold selection, */ 
I* continuous analysis display and also allows */ 
I* access to the error injection menu from which */ 
I* error rates can be selected to inject into the */ 
/* transmit data stream and logging of results to */ 
I* disk is also accessed from this menu. */ 
I* GLOBAL VARS:c2,dump flag,inj flag tx,channel flag. */ 
I* CALLS:menu2_wind(),cr_file()~set_sample(),in}_err() */ 
I* set_tx_threshold(),running(). */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
/**********************************************************/ 
menu2_tx() 
{ 
inti; 
do 
{ 
c2 = menu2_wind(5,45); 
c2 = tolower(c2); 
/* display window menu*/ 
/* and fetch response*/ 
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switch (c2) 
{ 
} 
} 
case 'd': 
er file(); 
dump flag= l; 
break; 
case 'e': 
/* create a log file*/ 
/* set logging flag*/ 
outp(RST_LCH,mask I= -INJ BIT); 
inj_flag_tx = O; /* end error */ 
break; /* inject mode */ 
case 'i' : 
inj_err(); 
outp(RST_LCH,mask 
inj_flag_tx = l; 
break; 
case 'k': 
fclose(fpoint); 
dump_flag = O; 
break; 
case 'r': 
running (); 
break; 
case 's': 
set_sample(); 
break; 
case 't': 
/* begin the err*/ 
&= INJ BIT);/* injection*/ 
/* close log file */ 
I* reset logging flag*/ 
/* start running display*/ 
/* sample time menu*/ 
set_tx_threshold(); I* threshold menu *I 
break; 
case , XI: 
channel _flag = 0. I* switch flag *I , 
break; I* for channel *I 
case 'y,: 
channel _flag = 1. I* switch flag *I , 
break; I* for channel *I 
while ((c2 != 'z') && (channel flag != O));/* end menu*/ 
} /* on exit */ 
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!**********************************************************/ 
/ * PROCEDURE: menu2 rx ( ) * / 
/* FUNCTION:This function displays the display control */ 
/* menu for the receiving channnel side. */ 
/* and offers the user display options such as */ 
/* sample time selection, threshold selection, */ 
/* continuous analysis display and also allows */ 
/* access to the error injection menu from which */ 
I* error rates can be selected to inject into the */ 
/* transmit data stream and logging of results to */ 
/* disk is also accessed from this menu. */ 
/* GLOBAL VARS:c2,dumpflag,inj_flag,channel_flag. */ 
/* CALLS:menu2_wind(),cr_file(),trx_buf( ),inj_err( ), */ 
/* running(),set_sample(),set_threshold() */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
!**********************************************************/ 
menu2_rx () 
{ 
inti; 
do 
{ 
c2 = menu2 wind(S,6); 
c2 = tolower(c2); 
switch (c2) 
{ 
case 'd': 
cr_file(); 
dump flag= l; 
break; 
case 'e': 
/* display window menu2 */ 
/* get response to menu*/ 
/* openlogging file*/ 
/* set logging flag*/ 
mess buf = INJ BIT* 256 + 
trx_buf(ESC_COM,mess_buf); 
inj flag= O; 
break; 
RESET;/*format com*/ 
/* transmit com*/ 
/* set flag */ 
/* inject mode */ 
case 'i' 
inj_err(); 
inj flag= l; 
break; 
case 'k': 
fclose(fpoint); 
dump flag= O; 
break; 
case 'r': 
running (); 
break; 
case 's' : 
set_sample(); 
break; 
case 't': 
set_threshold(); 
break; 
I* begin the err*/ 
I* injection *I 
I* close logging file *I 
I* reset logging flag *I 
/* start running display*/ 
I* s~t sample time*/ 
/* set threshold*/ 
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case 
case 
} 
} 
, X, : 
channel_flag 
break; 
, y': 
channel _flag 
break; 
0 ; 
= 1 . 
' 
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/* switch flag*/ 
/* for channel */ 
/* switch flag */ 
/* for static */ 
while ((c2 != 'z') && (channel_flag 0) );/* end menu*/ 
I* on exit */ } 
/**********************************************************/ 
/* PROCEDURE:restrt() */ 
/* FUNCTION:This procedure resets the device reset latch*/ 
/* as well as resettimg the error count interrupt */ 
/* generating counter */ 
/* GLOBAL VARS:mask. */ 
/* CALLS:none */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
/**********************************************************/ 
restrt() 
{ 
} 
outp(RST_LCH,mask I= RESET); 
outp(CNTRLl,CNTO_MODE); 
outp(CNTRL1,CNT2_M0DE); 
/* reset all on board */ 
/* reset intrp counter */ 
/* reset inj err counter*/ 
/**********************************************************/ 
/* PROCEDURE:running() */ 
/* FUNCTION:this function implements running displays of*/ 
/* the error statistics and calls the functions to*/ 
/* print the statistics table as well as the single*/ 
/* analysis routine repeatedly at timed intervals */ 
/* which are gauged by calls to the time function */ 
/* GLBL VAR:c2 average,tx average,loop count,grand total*/ 
/* tx grand total,above thresh,errsec,tx err sec, */ 
/* tx=total;total2,tx_total2,sample_time;ctump_flag */ 
/* inj_flag. */ 
/* CALLS:single(),runprint(),erase_line(). */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
/**********************************************************/ 
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running () 
{ 
} 
unsigned long secl,sec2; 
average= O; 
tx average= O; 
loop_count = O; 
grand total= O; 
tx_grand_total = O; 
above_thresh = O; 
tx above thresh= O; 
err sec= O; 
tx_err_sec = O; 
tx_total = O; 
/* initialise all variables*/ 
/* at start of each run */ 
printf ( "\xlb[23; 37f<RUNNING>"); /* messages to screen */ 
if (inj_flag tx != 0) 
printf ("\xlb[23;61f<INJECTING>"); 
if (inj flag != 0) 
printf ("\xlb[23;1lf<INJECTING>"); 
if (sample_time >= 2) 
do 
{ 
if (dump flag != 0) 
printf("\xlb[23;23f<LOGGING>"); 
total2 = O; /* initialise on each*/ 
/* second's measuring*/ 
/* get system time */ 
/* both times the same*/ 
tx total2 = O; 
secl = time(&ltime); 
sec2 = secl; 
do 
{ 
} 
do 
{ 
} 
while (sec2 == time(&ltime));/* till 1 sec later*/ 
single(); /* do 1sec err analysis*/ 
loop count++; 
sec2-= time(&ltime); /* fetch system time 2 */ 
while (((sec2 - secl) < sample_time) && 
( kbhi t ( ) == 0) ) ; 
run_print(); 
} 
/* print analysis*/ 
while ((kbhit()) == O); 
c2 = getch(); 
erase_line(23,10,78); 
I* do until keyb entry*/ 
/* erase message line*/ 
comlink.c source code APPENDIX C - 28 
/**********************************************************/ 
/* PROCEDURE:single() */ 
/* FUNCTION:this function performs an analysis of last */ 
/* second of errors by accessing the array that the*/ 
/* machine coded interrupt service routine is */ 
/* writing to and, using the counters and frequency*/ 
/* variables,provides a statistical basis for */ 
/* runprint. - */ 
/* GLOBAL VARS:total,total2,tx total2,err sec,tx err sec*/ 
/* above thresh,tx-above thresh,erray[].- */ 
/* CALLS:trx buf(). - - */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
/**********************************************************/ 
single() 
{ 
} 
int 
unsigned 
total= O; 
i· 
' total; 
for (i = O; i < MAX_SAMPLE; i++) 
{ 
total+= erray(i]; 
} 
total2 += total; 
tx total2 += tx_total; 
if (total> 0) err sec++; 
/*initialise the array*/ 
/* rx running total */ 
/* tx running total */ 
/* count errored secs*/ 
if (tx total> 0) tx err sec++; 
if (total> threshold) above_thresh++; 
if (tx_total > tx_threshold) tx_above_thresh++; 
trx_buf(ESC_DATA,total); 
/**********************************************************/ 
/* PROCEDURE:run_print() */ 
/* FUNCTION:This procedure calsulates and prints the */ 
I* various statistical values for the error counts*/ 
/* and dumps to screen and also if necessary, disk*/ 
/* GLBL VARS:grand total,total2,tx grand total,tx total2*/ 
/* loop count~average,frequency,tx average - */ 
/* sample_time,ppm,tx_ppm,fpoint,dumpflag, */ 
/* above thresh,tx above thresh,threshold, */ 
/* tx threshold. - - */ 
/* CALLS:none */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
/**********************************************************/ 
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run_print() 
{ 
float ppm; 
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grand total+= total2; /* accumulative total */ 
tx grand total+= tx total2; 
if-(loop-count == 0) loop count= l;/* prevent /0 error*/ 
average~ 1E6 * grand total/ loop count/ frequency; 
tx_average = 1E6 * tx=grand_total 7 loop_count / 
frequency; 
ppm= 1E6 * total2 /frequency/ sample time;/* ppm err*/ 
tx_ppm = 1E6 * tx total2 /frequency/ sample_time; 
if (tx_ppm > 2E6) tx_ppm = 2E6; 
if (tx_average > 2E6) tx_average = 2E6; 
printf("\xlb[5;62f %7d",sample_time); 
printf("\xlb[6;62f %7d",loop_count); 
printf("\xlb[7;62f %7d",tx threshold); 
printf("\xlb[8;62f %7d",tx=above thresh); 
printf("\xlb[9;62f %7d",loop_count - tx_above_thresh); 
printf("\xlb[l0;62f %7d",tx_err_sec); 
printf("\xlb[ll;62f %7d",loop_count - tx_err_sec); 
printf("\xlb[l2;62f %7d", 
100 - lOO*tx err sec/loop count); 
printf("\xlb[l3;62f-%7d0 ,lOO*tx_err_sec/loop_count); 
printf( "\xlb[l4;58f %11.4f" ,tx_ppm); 
printf("\xlb[l5;58f %11.0f",tx_grand_total); 
printf( "\xlb[l6;58f %11.4f" ,tx_average); 
printf("\xlb[5;23f %7d",sample time); 
printf("\xlb[6;23H %7d",loop_count); 
printf("\xlb[7;23H %7d",threshold); 
printf("\xlb[8;23H %7d",above thresh); 
printf("\xlb[9;23H %7d",loop_count - above_thresh); 
printf("\xlb[l0;23H %7d",err_sec); 
printf("\xlb[ll;23H %7d",loop count - err sec); 
printf("\xlb[l2;23H %7d",100-: lOO*err sec/loop count); 
printf("\xlb[l3;23H %7d",100*err_sec/loop_count); 
printf("\xlb[l4;19H %11.4f",ppm); 
printf("\xlb[l5;19H %11.0f",grand_total); 
printf("\xlb[l6;19H %11.4f",average); 
if (sample time>= 2) 
if (dump_flag != 0) 
{ 
} 
} 
fprintf(fpoint, "%9d %10d %10d %10d", 
loop count,threshold,above thresh, 
loop-count-err sec); -
fprintf(fpoint, II %11.4f %11.0f ""ll.4f\n", 
ppm,grand_total,average); 
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/**********************************************************/ 
/* PROCEDURE:set_sample() */ 
/* FUNCTION:Allows user to select sample time from range*/ 
/* of possibilities. */ 
/* GLOBAL VARS:c2,mask,loop count,breakstat. */ 
/* CALLS:sample wind(). - */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
/**********************************************************/ 
set_sample() 
{ 
} 
if (channel_flag != 0) 
c3 = sample_wind(S,45); 
else 
c3 = sample_wind(S,6); 
c3 = tolower(c3); 
switch (c3) 
{ 
} 
case 'a' : 
case 
case 
case 
case 
sample time 
break; 
, b, : 
sample_ time = 
break; 
'C, : 
sample_ time = 
break; 
f d I: 
sample_ time = 
break; 
I e I : 
sample_ time = 
break; 
1 . 
' 
2 . , 
5; 
10; 
60; 
/* get user response char*/ 
/* test user response */ 
/**********************************************************/ 
/* PROCEDURE:set_thresh() */ 
/* FUNCTION:Allows the user to select a new threshold of*/ 
I* errors to report on for the receiving channel. */ 
/* GLOBAL VARS:c3. */ 
/* CALLS:thresh_wind() */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
!**********************************************************/ 
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set_ threshold () 
{ 
c3 = thresh_wind(S,6); 
c3 = tolower(c3); 
switch (c3) 
{ 
case 'a' : 
threshold = 0; 
break; 
case , b, : 
threshold = 1 . 
' break; 
case , C' : 
threshold = 5; 
break; 
case 'd,: 
threshold = 10; 
break; 
case , e,: 
threshold = 100; 
break; 
} 
} 
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/* get user response char*/ 
/* test user response */ 
/**********************************************************/ 
/* PROCEDURE:set_tx_threshold() */ 
/* FUNCTION:Allows the user to select a new threshold of*/ 
I* errors to report on for the transmit channel. */ 
/* GLOBAL VARS:c3. */ 
/* CALLS:thresh_wind(). */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
/**********************************************************/ 
set_tx_threshold() 
{ 
c3 = thresh_wind(S,45); 
c3 = tolower(c3); 
switch (c3) 
{ 
case I a I : 
tx threshold = 
break; 
case , b,: 
tx threshold = 
break; 
case 'C, : 
tx threshold = 
break; 
case 'd': 
tx threshold 
break; 
O; 
1. 
' 
5; 
10; 
/* get user response char*/ 
/* test user response */ 
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} 
} 
case 'e': 
tx threshold= 100; 
break; 
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/**********************************************************/ 
/* PROCEDURE:start_err_count() */ 
/* FUNCTION:This function sets up the error counter i.e.*/ 
/* counter 1 on the 8254 on the board and writes */ 
/* the initial 'full' count to it. */ 
/* GLOBAL VARS:none. */ 
/* CALLS:none */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
/**********************************************************/ 
start_err_count() 
{ 
} 
outp(RST_LCH,RESET); 
outp(CNTRLl,CNTl_MODE); 
outp(CNTERl,FULL); 
outp(CNTERl,FULL); 
/* reset device completely*/ 
I* error counter mode */ 
/* initial count for error*/ 
I* counter */ 
/**********************************************************/ 
/* PROCEDURE:start rec() */ 
/* FUNCTION:this function starts the receiver on board */ 
I* by setting the appropriate bits in the reset */ 
/* latch and sets the interrupt counter accord to*/ 
/* the frequency of the chip installed (counter O)*/ 
/* GLOBAL VARS:rx flag,mask,frequency. */ 
/* CALLS:none - */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
/**********************************************************/ 
start_rec() 
{ 
outp(RST LCH,mask &= REC BITS); /* set receiver bits */ 
outp(CNTRLl,CNTO MODE); - /* setmode of counter O */ 
if (frequency ==-FREQUENCY8) 
} 
{ 
} 
else 
{ 
outp(CNTERO,INT_CNT_L08); 
outp(CNTER0,INT_CNT_HI8); 
outp(CNTERO,INT_CNT_LO); 
outp(CNTERO,INT_CNT_HI); 
} 
rx_flag = l; 
/* set interrupt count */ 
/* according to the freq*/ 
/* -uency variable */ 
/* with least sig byte */ 
/* first and most sig */ 
/* byte last */ 
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/**********************************************************/ 
/* PROCEDURE:start trx() */ 
/* FUNCTION:this function enables the transmitter */ 
/* pseudrandom bit sequence generator that is */ 
/* the transmitter by setting the appropriate */ 
/* bit in the reset latch as well as enabling */ 
/* the on board clock to reach the output */ 
I* circuitry. *I 
/* GLOBAL VARS:mask,tx_flag_tx. */ 
/* CALLS:none */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
/**********************************************************/ 
start_trx() 
{ 
} 
outp(RST_LCH,mask &= STRT_CLK); 
outp(RST LCH,mask &= TRX_BIT); 
tx_flag_tx = 1; 
I* clock reset bit */ 
/* transmit reset bit*/ 
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!************************************************/ 
/* COMMENU:MENU PROGRAM FOR ANALINK */ 
/************************************************/ 
/************************************************/ 
/* INCLUDE FILES */ 
/************************************************/ 
#include <bscreen.h> 
#include <bwindow.h> 
#include <stdio.h> 
/************************************************/ 
/* DEFINES */ 
/************************************************/ 
#define 
#define 
#define 
TRX BIT 
REC BITS 
INJ BIT 
OxFB 
OxFC 
OxEF 
/************************************************/ 
/* GLOBAL VARIABLES */ 
/************************************************/ 
extern unsigned char cl,c2,c3,mask,channel flag, 
tx flag,rx flag,inj flag,dump flag,-
tx=flag_tx~rx_flag_tx,inj_flag_tx; 
/************************************************/ 
/* PROCEDURES */ 
/************************************************/ 
/********************************************************/ 
/* PROCEDURE:tx_table() */ 
/* FUNCTION:To print out the transmit channel table */ 
/* for statistical analysis using ANSI */ 
/* escape sequences defined in the IBM */ 
/* TECHNICAL REFERENCE. */ 
/* GLOBAL VARS:none */ 
/* CALLS:none */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
/********************************************************/ 
tx_table () 
{ 
inti; 
printf("\xlb[2J"); /* clear screen */ 
scbox(l,40,18,79,15,0,NORMAL); /* create box */ 
printf ( "\xlb[2;59fTRANSMIT"); /* print heading */ 
for (i=3;i<=9;i++) /* draw columns */ 
printf("\xlb[%ld;56f\xb3\xlb[%ld;70f\xb3",i,i); 
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} 
for (i=lO;i<=l8;i++) 
printf("\xlb[%2d;56f\xb3\xlb[%ld;70f\xb3",i,i); 
printf("\xlb[2;56f\xdl\xlb[l9;56f\xcf"); 
printf("\xlb[2;70f\xdl\xlb[l9;70f\xcf"); 
printf 
("\xlb[3;43fVariable\xlb[3;58fValue\xlb[3;72fUnits"); 
printf 
("\xlb[5;43fSAMPLE TIME \xlb[5;63f-\xlb[5;72fSECS "); 
printf 
("\xlb[6;43fSECS IN RUN \xlb[6;63f-\xlb[6;72fSECS "); 
printf 
("\xlb[7;43fTHRESHOLD T\xlb[7;63f-\xlb[7;72fERRS "); 
printf 
("\xlb[8;43fSECS ABOVE T\xlb[8;63f-\xlb[8;72fSECS "); 
printf 
("\xlb[9;43fSECS BELOW T\xlb[9;63f-\xlb[9;72fSECS "); 
printf 
("\xlb[l0;43fERRORED SECS\xlb[l0;63f-\xlb[l0;72fSECS"); 
printf 
("\xlb[ll;43fERR FREE SEC\xlb[ll;63f-\xlb[ll;72fSECS"); 
printf 
("\xlb[l2;43fPERCENT EFS \xlb[l2;63f-\xlb[l2;72fPCNT"); 
printf 
("\xlb[l3;43fPCNT ERR SEC\xlb[l3;63f-\xlb[l3;72fPCNT"); 
printf 
("\xlb[l4;43fERR PPM NOW \xlb[l4;63f-\xlb[l4;72fPPM ''); 
printf 
("\xlb[l5;43fTOTAL ERRS \xlb[l5;63f-\xlb[l5;72fERRS"); 
printf 
("\xlb[l6;43fAVERAGE PPM \xlb[l6;63f-\xlb[l6;72fPPM "); 
/********************************************************! 
/* PROCEDURE:rx_table() */ 
I* FUNCTION:To print out the receive channel table */ 
/* for statistical analysis using ANSI */ 
/* escape sequences defined in the IBM *I 
/* TECHNICAL REFERENCE. */ 
/* GLOBAL VARS:none */ 
/* CALLS:none */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
!********************************************************/ 
rx_table() 
{ 
inti; 
scbox(l,1,18,39,15,0,NORMAL); /* create box */ 
printf("\xlb[2;20fRECEIVER"); /* print heading*/ 
for (i=3;i<=9;i++) /* draw columns */ 
printf("\xlb[%ld;l7f\xb3\xlb[%ld;3lf\xb3",i,i); 
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} 
for (i=l0;i<=l8;i++) 
printf("\xlb[%2d;17f\xb3\xlb[%ld;31f\xb3",i,i); 
pr int£ ( "\xlb [ 2; 1 7 f \xdl \xlb [ 19; 1 7 f \xc f" ) ; 
print£ ( "\xlb[ 2; 31£\xdl \xlb[ 19; 31£\xcf"); 
print£ 
("\xlb[3;4fVariable\xlb[3;19fValue\xlb[3;33fUnits"); 
print£ 
("\xlb[5;4fSAMPLE TIME \xlb[5;24f-\xlb[5;33fSECS "); 
print£ 
("\xlb[6;4fSECS IN RUN \xlb[6;24f-\xlb[6;33fSECS "); 
print£ 
("\xlb[7;4fTHRESHOLD T\xlb[7;24f-\xlb[7;33fERRS "); 
print£ 
("\xlb[8;4fSECS ABOVE T\xlb[8;24f-\xlb[8;33fSECS "); 
print£ 
("\xlb[9;4fSECS BELOW T\xlb[9;24f-\xlb[9;33fSECS "); 
print£ 
("\xlb[l0;4fERRORED SECS\xlb[l0;24f-\xlb[l0;33fSECS"); 
print£ 
("\xlb[ll;4fERR FREE SEC\xlb[ll;24f-\xlb[11;33fSECS"); 
print£ 
("\xlb[l2;4fPERCENT EFS \xlb[l2;24f-\xlb[l2;33fPCNT"); 
print£ 
("\xlb[l3;4fPCNT ERR SEC\xlb[l3;24f-\xlb[l3;33fPCNT''); 
print£ 
("\xlb[l4;4fERR PPM NOW \xlb[l4;24f-\xlb[l4;33fPPM "); 
print£ 
("\xlb[15;4fTOTAL ERRS \xlb[l5;24f-\xlb[l5;33fERRS"); 
print£ 
("\xlb[16;4fAVERAGE PPM \xlb[l6;24f-\xlb[16;33fPPM "); 
/********************************************************/ 
/* PROCEDURE:mess_table() */ 
/* FUNCTION:To print out the message table section */ 
/* for program messages etc. using ANSI */ 
/* escape sequences defined in the IBM */ 
/* TECHNICAL REFERENCE. */ 
/* GLOBAL VARS:none */ 
/* CALLS:none */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
/********************************************************/ 
mess_table() 
{ 
scbox(20,1,24,79,15,0,NORMAL); 
printf("\xlb[25;36fMESSAGES"); 
} 
/* create box */ 
/* print heading*/ 
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/********************************************************/ 
/* PROCEDURE:menu2_wind() */ 
/* FUNCTION:To create and print out the window and */ 
/* menu for the display menu on either */ 
/* side of the screen, to return a user */ 
/* response or to return an error value. */ 
/* GLOBAL VARS:channel_flag,inj_flag,inj_fag_tx, */ 
/* dump flag. */ 
/* CALLS:none - */ 
/* PARAMETERS:c_row,c_col * 
/* RETURNS:b wnerr or *response */ 
/********************************************************/ 
char menu2 wind(c row,c col) 
- - -
int c row,c_col; 
{ 
*pwin; 
bord; 
location; 
BWINDOW 
BORDER 
WHERE 
int 
int 
char 
int 
mode,columns,act_page; 
cursor_was_off,row,col,high,low; 
response[2]; 
scan,bnum = 5; 
/* Create the window structure in memory.*/ 
pwin = wncreate(lO, 
26, 
REVERSE); 
if (pwin == NIL) 
return b_wnerr; 
bard.type= 1; 
bord.attr = RED; 
/* Height of data area */ 
/* Width of data area*/ 
/* Attributes of data area*/ 
/* Quit if failure*/ 
/* (b_wnerr records the most*/ 
/* recent window error.) */ 
I* Choose style of border. */ 
I* Box drawn with single lines*/ 
/* Red on black*/ 
I* Choose where to display the window:the */ 
/* active page on current display device. *I 
location.dev = scmode(&mode,&columns,&act_page); 
location.page = act page; 
location.corner.row=- c_row; 
location.corner.col= c_col; 
/* Retrieve former cursor position and size*/ 
scpage(act_page); 
/* Actually display window*/ 
if (NIL== wndsplay(pwin,&location,&bord)) 
return b_wnerr; /* Quit if failure*/ 
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} 
/* Display a message on the window*/ 
wnwrap(O,"\tENTER\12\r\12\r", 
-1,-1,CHARS ONLY); /*heading*/ 
wnwrap(O," R FOR RUNNING DISPLAY\12\r", 
-1,-1,CHARS ONLY); 
if (channel_flag == 0) /* rx channel*/ 
{ 
if (inj flag== 0) /*injecting*/ 
wnwrap(O," I FOR INJECT ERR MODE\12\r", 
-1,-1,CHARS ONLY); 
else /* not inject*/ 
wnwrap(O," E TO END INJ ERR MODE\12\r", 
-1,-1,CHARS ONLY); 
} 
else 
{ 
if (inj_flag_tx == 0) 
wnwrap(O," I FOR INJECT ERR 
-1,-1,CHARS_ONLY); 
/* tx channel */ 
/* injecting */ 
MODE\12\r", 
else /* not injecting*/ 
wnwrap(O," E TO END INJ ERR MODE\12\r", 
-1,-1,CHARS_ONLY); 
} 
if (channel flag 
wnwrap(O," X FOR 
else 
!= 0) 
RECEIVER 
/* tx channel*/ 
MENU\12\r" ,-1,-1,CHARS_ONLY); 
I* rx channel*/ 
MENU\ 12 \ r" , -1, -1, CHARS_ ONLY) ; wnwrap(O," Y FOR TRANSMIT 
wnwrap(O," T FOR NEW THRESHOLD \12\r", 
-1,-1,CHARS ONLY); 
wnwrap(O," S FOR NEW-SAMPLE TIME\12\r", 
-1,-1,CHARS_ONLY); 
if (dump_flag == 0) /* if logging*/ 
wnwrap(O," D TO LOG RESULTS TO DISK\12\r", 
-1,-1,CHARS_ONLY); 
if (dump_flag != 0) /* if not logging*/ 
wnwrap(O," K TO END LOGGING TO DISK\12\r", 
-1,-1,CHARS ONLY); 
wnwrap(O," Z FOR ENDING\12\r",-1,-1,CHARS_ONLY); 
if (b_wnerr) 
return b_wnerr; /* Quit if failure*/ 
/* Await a response from the user,*/ 
/* echoing keystrokes to window */ 
wnquery(response,sizeof(response),&scan); 
if (b_wnerr) 
return b wnerr; 
- I* 
I* 
wnremove(pwin); 
wndstroy(pwin); 
return *response; 
/* Quit if failure*/ 
Remove the window & restore the*/ 
screen and cursor. * / 
/* return user char*/ 
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/********************************************************! 
/* PROCEDURE:menul_wind() */ 
/* FUNCTION:To create and print out the window and *I 
/* menu for the start up menu on either */ 
/* side of the screen, to return a user *I 
/* response or to return an error value. */ 
/* GLOBAL VARS:channel flag,tx flag,tx flag tx, */ 
I* rx flag~rx flag-tx. - - */ 
/* CALLS:none - - - */ 
/* PARAMETERS:c_row,c_col. */ 
/* RETURNS:b wnerr or *response. */ 
/********************************************************/ 
char menul_wind(c_row,c_col) 
int c row,c_col; 
{ 
BWINDOW 
BORDER 
WHERE 
int 
int 
char 
int 
*pwin; 
bard; 
location; 
mode,columns,act page; 
cursor_was_off,row,col,high,low; 
response[2]; 
scan,bnum = 5; 
/* Create the window structure in memory*/ 
pwin = wncreate(lO, I* Height of data area *I 
26, I* Width of data area *I 
REVERSE); I* Attributes data area *I 
if (pwin -- NIL) 
return b_wnerr; I* Quit if failure. *I 
bard.type = 1. I* Box drawn with single lines *I , 
bord.attr = RED; I* Red on black when colour *I 
location.dev = scmode(&mode,&columns,&act_page); 
location.page = act page; 
location.corner.row=- c_row; 
location.corner.col= c_col; 
/* Retrieve former cursor position & size*/ 
scpage(act page); 
cursor was-off= sccurst(&row,&col,&high,&low); 
/* Actually display the window*/ 
if (NIL== wndsplay(pwin,&location,&bord)) 
return b wnerr; /* Quit if failure. */ 
- I* Display a message on window*/ 
wnwrap(O,"\tENTER\12\r\12\r",-1,-1,CHARS_ONLY); 
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} 
if (channel_flag == 0) /* if tx channel*/ 
{ 
if (tx_flag == 0) /* if trx-ing*/ 
wnwrap(O," T TO TRANSMIT\12\12\r", 
-1,-1,CHARS_ONLY); 
else /* if not -trx */ 
wnwrap(O," H TO STOP TX\12\12\r", 
-1,-1,CHARS ONLY); 
} 
else /* if rx channel*/ 
{ 
if (tx_flag_tx == 0) /* if trx-ing */ 
wnwrap(O," T TO TRANSMIT\12\12\r", 
-1,-1,CHARS ONLY); 
else /* if not trx- *I 
wnwrap(O," H TO STOP TX\12\12\r", 
-1,-1,CHARS_ONLY); 
} 
if (channel_flag == 0) /* if tx channel*/ 
{ 
if /* if receiving */ 
RECEIVE\12\12\r",-l,-l,CHARS_ONLY); 
(rx_flag == 0) 
wnwrap(O,"R TO 
else 
wnwrap(O,"C 
/* if not rec*/ 
TO STOP RX\12\12\r",-l,-l,CHARS_ONLY); 
} 
else 
{ 
if (rx_flag_tx --
wnwrap(O,"R TO 
else 
wnwrap(O,"C TO 
} 
/* if rx channel*/ 
0) /* if receiving */ 
RECEIVE\12\12\r",-l,-1,CHARS_ONLY); 
/* if not recv */ 
STOP RX\12\12\r",-l,-1,CHARS_ONLY); 
wnwrap(O," Z TO END\12\12\r",-l,-1,CHARS_ONLY); 
if (b_wnerr) 
return b_wnerr; /* Quit if failure*/ 
/* Await a response from user,*/ 
/* echoing keystrokes to the */ 
/* window. */ 
wnquery(response,sizeof(response),&scan); 
if (b_wnerr) 
return b_wnerr; /* Quit if failure*/ 
/* Remove the window & restore*/ 
/* the screen and cursor. */ 
wnremove(pwin); 
sccurset(row,col); 
scpgcur(cursor_was_off,high,low,CUR_NO_ADJUST); 
if (b_wnerr) 
return b_wnerr; /* Quit if failure*/ 
wndstroy(pwin); 
return *response; 
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/********************************************************/ 
/* PROCEDURE:inj_wind() */ 
/* FUNCTION:To create and print out the window and */ 
/* menu for the inject error menu on either */ 
/* side of the screen, to return a user *I 
/* response or to return an error value. *I 
/ * GLOBAL VARS: none * / 
/* CALLS:none */ 
/* PARAMETERS:c_row,c col */ 
/* RETURNS:b wnerr or *response */ 
/********************************************************/ 
char inj wind(c row,c col) 
- - -
int c_row,c col; 
{ 
BWINDOW 
BORDER 
WHERE 
int 
int 
char 
int 
*pwin; 
bard; 
location; 
mode,columns,act_page; 
cursor was off,row,col,high,low; 
response [ 2]; 
scan,bnum = 5; 
/* Create the window structure in memory*/ 
pwin = wncreate(lO, I* Height of data area *I 
26, I* Width of data area *I 
REVERSE); I* Attributes of data area *I 
if (pwin -- NIL) 
return b_wnerr; I* Quit if failure. *I 
bard.type = 1; I* Box drawn with single lines *I 
bord.attr = RED; I* Red on black *I 
location.dev = scmode(&mode,&columns,&act_page); 
location.page = act page; 
location.corner.row=- crow; 
location.corner.col= c_col; 
/* Retrieve former cursor position & size*/ 
scpage(act_page); 
cursor was off= sccurst(&row,&col,&high,&low); 
/* Actually display window*/ 
if (NIL== wndsplay(pwin,&location,&bord)) 
return b_wnerr; I* Quit if failure. */ 
/* Display a message on the window*/ 
wnwrap(O,"\tERROR INJECTION MENU\12\12\rENTER\12\12\r" 
-1,-1,CHARS_ONLY); 
wnwrap(O,"A FOR APPROX 1 ERR/ 64Kb\12\r", 
-1,-1,CHARS_ONLY); 
commenu.c source code APPENDIX D - 9 
} 
wnwrap(O,"B FOR APPROX 2 ERRORS \12\r", 
-1,-1,CHARS_ONLY); 
wnwrap(O,"C FOR APPROX 5 ERRORS \12\r", 
-1,-1,CHARS_ONLY); 
wnwrap(O,"D FOR APPROX 10 ERRORS \12\r", 
-1,-1,CHARS ONLY); 
wnwrap(O,"E FOR APPROX 100 ERRORS \12\r", 
-1,-1,CHARS ONLY); 
if (b wnerr) 
return b_wnerr; I* Quit if failure*/ 
/* Await a response from the user,*/ 
/* echoing keystrokes to window */ 
wnquery(response,sizeof(response),&scan); 
if (b_wnerr) 
return b_wnerr; /* Quit if failure*/ 
/* Remove the window & restore the*/ 
/* screen and cursor. */ 
wnremove(pwin); 
sccurset(row,col); 
scpgcur(cursor_was_off,high,low,CUR_NO_ADJUST); 
if (b_wnerr) 
return b_wnerr; 
wndstroy(pwin); 
return *response; 
/* Quit if failure*/ 
/********************************************************/ 
/* PROCEDURE:sample_wind() */ 
I* FUNCTION:To create and print out the window and */ 
I* menu to set up sample time on either */ 
/* side of the screen, to return a user */ 
/* response or to return an error value. */ 
/* GLOBAL VARS:none */ 
/* CALLS:none */ 
/* PARAMETERS:c row,C col */ 
/* RETURNS:b_wnerr or-*response */ 
/********************************************************/ 
char sample_wind(c_row,c_col) 
int c_row,c_col; 
{ 
BWINDOW 
BORDER 
WHERE 
int 
int 
char 
int 
*pwin; 
bord; 
location; 
mode,columns,act page; 
cursor_was_off,row,col,high,low; 
response[2]; 
scan,bnum = 5; 
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} 
/* Create the window structure in memory*/ 
pwin = wncreate ( 10, I* Height of data area *I 
26, I* Width of data area *I 
REVERSE); I* Attributes of data area *I 
if (pwin -- NIL) 
return b_wnerr; I* Quit if failure. *I 
bard.type 1 . 
' 
I* Box drawn with single lines *I 
bord.attr = RED; I* Red on black *I 
location.dev = scmode(&mode,&columns,&act_page); 
location.page = act_page; 
location.corner.row= c_row; 
location.corner.col= c_col; 
/* Retrieve former cursor position and size*/ 
scpage(act page); 
cursor was-off= sccurst(&row,&col,&high,&low); 
/* Actually display window*/ 
if (NIL== wndsplay(pwin,&location,&bord)) 
return b_wnerr; /* Quit if failure. */ 
/* Display a message on the window*/ 
wnwrap(O,"\tSET SAMPLE TIME MENU\12\12\rENTER\12\12\r" 
-1,-1,CHARS_ONLY); 
wnwrap(O,"A FOR APPROX 1 SECOND \12\r", 
-1,-1,CHARS_ONLY); 
wnwrap(O,"B FOR APPROX 2 SECONDS\12\r", 
-1,-1,CHARS_ONLY); 
wnwrap(O,"C FOR APPROX 5 SECONDS\12\r", 
-1,-1,CHARS_ONLY); 
wnwrap(O,"D FOR APPROX 10 SECONDS\12\r", 
-1,-1,CHARS_ONLY); 
wnwrap(O,"E FOR APPROX 60 SECONDS\12\r", 
-1,-1,CHARS ONLY); 
if (b_wnerr) -
return b wnerr; I* Quit if failure*/ 
- I* Await a response from the user, *I 
I* echoing keystrokes to window */ 
wnquery(response,sizeof(response),&scan); 
if (b_wnerr) 
return b wnerr; 
- I* 
I* 
wnremove(pwin); 
/* Quit if failure*/ 
Remove the window & restore the*/ 
screen and cursor. */ 
sccurset(row,col); 
scpgcur(cursor_was_off,high,low,CUR_NO_ADJUST); 
if (b_wnerr) 
return b wnerr; /* Quit if failure*/ 
wndstroy(pwin); 
return *response; 
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/********************************************************/ 
/* PROCEDURE:thresh_wind() */ 
/* FUNCTION:To create and print out the window and *I 
/* menu to set the threshold on either *I 
/* side of the screen, to return a user *I 
/* response or to return an error value. */ 
/* GLOBAL VARS:none */ 
/* CALLS:none */ 
/* PARAMETERS:c_row,c col */ 
/* RETURNS:b wnerr or *response */ 
/********************************************************/ 
char thresh_wind(c_row,c_col) 
int c row,c col; 
{ 
BWINDOW 
BORDER 
WHERE 
int 
int 
char 
int 
*pwin; 
bord; 
location; 
mode,columns,act page; 
cursor was off,row,col,high,low; 
response [ 2); 
scan,bnurn = 5; 
I* Create the window structure in memory.*/ 
pwin = wncreate(lO, I* Height of data area *I 
26, I* Width of data area *I 
REVERSE); I* Attributes of data area *I 
if (pwin -- NIL) 
return b_wnerr; I* Quit if failure. *I 
bard.type = 1 . I* Box drawn with single lines *I , 
bord.attr = RED; I* Red on black *I 
location.dev = scrnode(&mode,&colurnns,&act page); 
location.page = act page; 
location.corner.row=- c_row; 
location.corner.col= c_col; 
/* Retrieve former cursor position and size*/ 
scpage(act_page); 
cursor was off= sccurst(&row,&col,&high,&low); 
/* Actually display window*/ 
if (NIL== wndsplay(pwin,&location,&bord)) 
return b wnerr; /* Quit if failure.*/ 
- I* Display a message on the window.*/ 
wnwrap(O,"\tSET THRESHOLD MENU\12\12\rENTER\12\12\r" 
-1,-1,CHARS_ONLY); 
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} 
wnwrap(O,"A FOR APPROX O PPM/SEC\12\r", 
-1,-1,CHARS ONLY); 
wnwrap(O,"B FOR APPROX 1 PPM/SEC\12\r", 
-1,-1,CHARS ONLY); 
wnwrap(O,"C FOR APPROX 5 PPM/SEC\12\r", 
-1,-1,CHARS_ONLY); 
wnwrap(O,"D FOR APPROX 10 PPM/SEC\12\r", 
-1,-1,CHARS ONLY); 
wnwrap(O,"E FOR APPROX 100 PPM/SEC\12\r", 
-1,-1,CHARS_ONLY); 
if (b_wnerr) 
return b_wnerr; /* Quit if failure. */ 
/* Await a response from the user, */ 
/* echoing keystrokes to window */ 
wnquery(response,sizeof(response) ,&scan); 
if (b_wnerr) 
return b_wnerr; /* Quit if failure.*/ 
I* Remove the window & restore the*/ 
/* screen and cursor */ 
wnremove(pwin); 
sccurset(row,col); 
scpgcur(cursor_was_off,high,low,CUR_NO_ADJUST); 
if (b_wnerr) 
return b_wnerr; 
wndstroy(pwin); 
return *response; 
/* Quit if failure*/ 
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/********************************************************/ 
/* COMLOG:LOGGING PROGRAM FOR ANALINK */ 
/********************************************************/ 
/********************************************************/ 
/* INCLUDE FILES */ 
/********************************************************/ 
#include <stdio.h> 
#include <bfile.h> 
#include <bwindow.h> 
#include <bscreen.h> 
#include <butility.h> 
/********************************************************/ 
/* GLOBAL VARIABLES */ 
/********************************************************/ 
extern char *file_name,*responsel; 
extern FILE *fpoint,*fopen(); 
/********************************************************/ 
/* PROCEDURES */ 
/********************************************************/ 
/***************************************************/ 
/* PROCEDURE:cr_file() */ 
I* FUNCTION:To create or open a log file for appe*/ 
/* nding to,after checking the file and path*/ 
/* names and writing the general heading */ 
/* and column headings to the file */ 
/* GLOBAL VARS:fpoint */ 
/* CALLS:log wind() */ 
/* PARAMETERS:none */ 
/* RETURNS:none */ 
/***************************************************/ 
cr_file() 
{ 
int i,ercode,*plast; 
/* display menu*/ 
ercode = log_wind(S,6); /* get response*/ 
ercode = flnorm(responsel,file name,plast); 
- I* check it */ 
if (ercode != 0) /* if no error */ 
fpoint = fopen(file_name,"a");/* open file and */ 
/* get handle & write headings*/ 
fprintf(fpoint,"LOG FILE FOR LINK ANALYSIS\n\n"); 
fprintf(fpoint,"SECS IN RUN--THRESHOLD T--SEC ABOVE T--
ER FREE SEC2"); 
} 
fprintf(fpoint,"--PPM ERR NOW--TOTAL ERROR--PPM 
AVERAGE\n \n"); 
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/***************************************************/ 
/* PROCEDURE:log wind() */ 
/* FUNCTION:To create and display the window and*/ 
/* menu for opening a logging file and to */ 
/* store the response in a global string */ 
/* variable,responsel,for later use,as well*/ 
/* as returning an error value if necessary*/ 
/* GLOBAL VARS:responsel */ 
/* CALLS:none */ 
/* PARAMETERS:c_row,c col */ 
/* RETURNS:b wnerr */ 
/***************************************************/ 
int log_wind(c_row,c_col) 
int c row,c col; 
{ 
BWINDOW 
BORDER 
WHERE 
int 
int 
char 
int 
*pwin; 
bord; 
location; 
mode,columns,act page; 
cursor was off,row,col,high,low; 
response [ 67] ; 
scan,bnum = 5; 
/* Create the window structure in memory*/ 
pwin = wncreate(lO, I* Height of data area *I 
26, I* Width of data area *I 
REVERSE); I* Attribs of data area *I 
if (pwin == NIL) 
return b_wnerr; I* Quit if failure. *I 
bard.type = 1. I* Box drawn with single lines *I f 
bord.attr = RED; I* Red on black *I 
/* define location current page */ 
location.dev = scmode(&mode,&columns,&act_page); 
location.page = act page; 
location.corner.row =-crow;/* define row left top */ 
location.corner.col= c=col;/* define col left top */ 
/* Retrieve former cursor position & size */ 
scpage(act page); 
cursor was off sccurst(&row,&col,&high,&low); 
/* Actually display window */ 
if (NIL== wndsplay(pwin,&location,&bord)) 
return b_wnerr; /* Quit if failure */ 
comlog.c source code APPENDIX E - 3 
} 
/* Display a message on the window */ 
wnwrap(O,"\tENTER LOG FILENAME WITH EXTENSION:\12\12\r ", 
-1,-1,CHARS_ONLY); 
wnwrap(O,"\(SAMPLE TIME MUST BE> 2 SEC TO LOG)\12\12\r", 
-1,-1,CHARS_ONLY); 
if (b wnerr) 
return b_wnerr; /* Quit if failure */ 
/* Await a response from the user, */ 
/* echoing keystrokes to window */ 
wnquery(response,sizeof(response),&scan); 
if (b_wnerr) 
return b_wnerr; /* Quit if failure. */ 
/* Remove the window & restore the */ 
/* screen and cursor. */ 
wnremove(pwin); 
sccurset(row,col); 
scpgcur(cursor_was_off,high,low,CUR_NO_ADJUST); 
if (b_wnerr) 
return b_wnerr; 
wndstroy(pwin); 
return b_wnerr; 
responsel = response; 
/* Quit if failure. */ 
/* quit if failure. */ 
/* store user reply */ 
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·*******************************************************· 
' ' ; COMINT:INTERRUPT SERVICE ROUTINE FOR DEVICE ; 
·*******************************************************· 
' ' 
·*******************************· 
' ' ; EQUATES ; 
·*******************************· 
' ' 
CNTRLl 
CNTERl 
CNTO MODE 
ROBACK 
MAX SAMPLE 
INTAl 
INTAO 
EOI 
INT CNT LO 
INT CNT HI 
- -
FULL COUNT 
INT LEN 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
31FH 
31DH 
30H 
OD4H 
63H 
21H 
20H 
20H 
OFSH 
22H 
OFFFFH 
2 
·*******************************· 
' ' ; VECTORS ; 
·*******************************· 
' ' 
VECTOR 
OFFTIMER 
SEGTIMER 
VECTOR 
SEGMENT AT 0 
ORG OBH*4 
DW 
DW 
ENDS 
? 
? 
;address control reg 8254 
;add counterl 8254 
;mode for int counter 
;readback command 8254 
;no. of ints per sec 
;address of 8259 int reg 
;address of 8259 int control 
;end of interrupt command 
;count for 10 mSec int lsb 
;count msb 
;top count of 8254 
;INT TYPE 3 AVAILABLE ON 8259; 
;vector to int routine offset 
;int routine segment 
·**********************************************· 
' ' ; DATA STRUCTURE STORAGE ; 
·**********************************************· 
' ' 
DGROUP 
EXTRN 
DATA 
LAST RD 
PNTERR 
OLD OFF 
OLD SEG 
DATA 
STACK 
STCK TP 
STACK 
GROUP DATA 
ASSUME CS:_TEXT, DS:DGROUP, ES:VECTOR ,SS:DGROUP 
_erray:NEAR 
SEGMENT WORD PUBLIC 'DATA' 
DW 
DW 
ow 
ow 
ENDS 
FULL COUNT 
0000 
0000 
0000 
SEGMENT PARA STACK 'STACK' 
DW 200 DUP(?) 
ow 00 
ENDS 
;array of errors in 'c' prog 
;last 8254 count read 
;pointer to erray 
;old vector at int3 
;old vector segment 
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·**********************************************· 
' ' ; INITIALISATION OF VECTORS ; 
•**********************************************· 
' ' 
TEXT SEGMENT BYTE PUBLIC 'CODE' 
·*******************************************************· 
' ' ROUTINE: init 
FUNCTION:To save the old interrupt enviroment 
and to set up a new one to allow IRQ3 
to be generated by the board to call the 
TICK RD routine. 
GLOBAL VARS:none 
CALLS:none 
PARAMETERS:none 
RETURNS:none ; 
; DESTROYS:AX ; 
·*******************************************************· 
' ' 
PUBLIC 
init PROC 
PUSH 
MOV 
MOV 
MOV 
MOV 
MOV 
MOV 
MOV 
MOV 
MOV 
MOV 
IN 
AND 
OUT 
MOV 
POP 
RET 
init ENDP 
init 
NEAR 
BP 
BP,SP 
AX,VECTOR 
ES,AX 
AX,WORD PTR OFFTIMER 
WORD PTR OLD_OFF,AX 
AX,WORD PTR OFFTIMER+2 
WORD PTR OLD_SEG,AX 
AX,OFFSET TICK_RD 
WORD PTR OFFTIMER,AX 
WORD PTR OFFTIMER+2,CS 
AL, INTAl 
AL,11110111B 
INTAl ,AL 
SP,BP 
BP 
;to be called by 'c' prog 
;writes vectors to table 
;and unmasks int3 on 8259 
;std entry from 'c' prog 
;segment of vector table 
;set ES to vector 
;read old vect from table 
;store old vector 
;offset of int routine 
;write to vector table 
;write segment prefix 
;read 8259 mask 
;set int3 bit 
;write new 8259 mask 
;std exit to 'c' prog 
comint.asm source code APPENDIX F - 3 
·*******************************************************· 
' , 
ROUTINE: xit 
FUNCTION:To restore the old interrupt enviroment 
and to disable IRQ3 
GLOBAL VARS:none 
CALLS:none 
PARAMETERS:none 
RETURNS:none 
; DESTROYS:AX ; 
·*******************************************************· 
' ' 
xit 
xit 
PUBLIC xit 
PROC 
PUSH 
MOV 
MOV 
MOV 
MOV 
MOV 
MOV 
MOV 
IN 
OR 
OUT 
MOV 
POP 
RET 
ENDP 
NEAR 
BP 
BP,SP 
AX,VECTOR 
ES,AX 
AX,WORD PTR OLD_OFF 
WORD PTR OFFTIMER,AX 
AX,WORD PTR OLD SEG 
WORD PTR OFFTIMER+2,AX 
AL,INTAl 
AL,08 
INTAl ,AL 
SP,BP 
BP 
;resets enviro to what 
;it was before 'c' prog 
;segment of vector table 
;set ES to vector 
;fetch old vector 
;write to vector table 
;read 8259 mask 
;reset int3 bit 
;write new 8259 mask 
·*******************************************************· 
' ' ROUTINE:TICK RD 
FUNCTION:This routine handles the interrupt ; 
; generated by the timer on the 
device and reads the latest error 
count and updates the 'c' program's 
error array without changing it's 
enviroment. ; 
GLOBAL VARS:_erray 
CALLS:none 
PARAMETERS:none 
; RETURNS:none 
; DESTROYS:none ; 
·*******************************************************· 
' , 
comint.asm source code 
TICK RD 
LESSER: 
STORE: 
NO FULL: 
PROC 
STI 
PUSH 
PUSH 
PUSH 
PUSH 
PUSH 
PUSH 
PUSH 
PUSH 
MOV 
MOV 
MOV 
MOV 
OUT 
DEC 
DEC 
IN 
MOV 
IN 
MOV 
MOV 
CMP 
JBE 
MOV 
SUB 
INC 
ADD 
JMP 
SUB 
MOV 
MOV 
MOV 
MOV 
MOV 
ADD 
CMP 
JBE 
MOV 
MOV 
MOV 
OUT 
NEAR 
AX 
BX 
ex 
DX 
DS 
ES 
DI 
BP 
AX,DGROUP 
DS,AX 
AL,RDBACK 
DX,CNTRLl 
DX,AL 
DX 
DX 
AL,DX 
CL,AL 
AL,DX 
CH,AL 
AX,WORD PTR LAST RD 
CX,AX 
LESSER 
DX,FULL_COUNT 
DX,CX 
DX 
DX,AX 
SHORT STORE 
AX,CX 
DX,AX 
WORD PTR LAST_RD,CX 
BX,WORD PTR PNTERR 
DI,OFFSET DGROUP:_erray 
WORD PTR [BX+DI],DX 
BX,INT_LEN 
BX,MAX_SAMPLE * INT LEN 
NO FULL 
BX,O 
WORD PTR PNTERR,BX 
AL,EOI 
INTAO,AL 
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;allow higher level ints 
;save enviroment i.e. 
;all registers affected 
;by int routine 
;value of data segment 
;pertinent to routine 
;readback command for 8254 
;address of control reg 
;write RB command to 8254 
;change address to 
;point to countl reg 
;read lsb of count 
;store it 
;read msb of count 
;form 16 bit count ex 
;LAST_RD IN 
;comp this read and last 
;if read< last 
;work out difference 
;between this read 
;and last and store 
, in DX 
; goto store value 
;ELSE subtract this 
;value from last 
;this read becomes lastrd 
;find pointer to erray 
;start address of erray 
;write new error count 
;point to next erray elemnt 
;point to end of erray? 
;if so then 
;point to begin of erray 
;else write new pointer 
;end of interrupt command 
;write to 8259 OCW2 
comint.asm source code 
POP BP 
POP DI 
POP ES 
POP OS 
POP DX 
POP ex 
POP BX 
POP AX 
IRET 
TICK RD ENDP 
TEXT ENDS 
END 
APPENDIX F - 5 
;restore enviroment for 
;'c' control program 
;with original values of 
;all registers affected 
;return to 'c' program 
comcomms.asm source code APENDIX G - 1 
·***************************************************************· 
' , 
; COMCOMMS:INTERRUPT SERVICE ROUTINE FOR COMMUNICATIONS ; 
·***************************************************************· , ,
·*******************************· 
' ' ; EQUATES ; 
·*******************************· 
' , 
RDSTAT 
MOD CNTRL 
CNTRL2 
INT REG 
DATARl 
MODE DIV 
COM MODE 
INTAl 
INTAO 
EOI 
DIV CNT LO 
DIV CNT HI 
- -MESS LEN 
TIMEOUT 
COMSET 
ACNT LO 
ACNT HI 
BCNT LO 
BCNT HI 
CCNT LO 
CCNT HI 
DCNT LO 
DCNT HI 
ECNT LO 
ECNT HI 
CNT2 MODE 
RESET 
REC BITS 
TRX BIT 
INJ BIT 
CNTRLl 
CNTER2 
RST LCH 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
3FDH 
3FCH 
3FBH 
3F9H 
3F8H 
80H 
OFH 
21H 
20H 
20H 
30H 
OOH 
02H 
OFFFFH 
OFOH 
OFEH 
OFFH 
OFFH 
7FH 
33H 
33H 
9AH 
19H 
8FH 
02H 
OB4H 
OFFH 
OFCH 
OFBH 
OEFH 
31FH 
31EH 
31BH 
;readback status 8250 
;modem control reg 8250 
;line control reg 8250 
;INTRPT reg 8250 
;bidir data reg 8250 
;mode for div counter 
;mode of corns on 8250 
;address of 8259 int reg 
;address of 8259 int control 
;end of interrupt command 
;count for comms baud rate 
;count msb 
;length of comms message 
;count for comms timeout 
;flag for comms command 
count for 1 injected 
error per 64kbits 
count for 2 injected 
errors per 64kbits 
; count for 5 injected 
errors per 64 kbits 
count for 10 injected 
errors per 64kbits 
; count for lOOinjected 
errors per 64 kbits 
no.2 m&lsb mode2,bin 
reset byte format 
; receiver reset mask 
transmitter reset mask 
inject err reset mask 
control latch address 
counter2 latch address 
reset latch address 
comcomms.asm source code 
·*******************************· 
' ' ; VECTORS ; 
·*******************************· 
' ' 
SEGMENT AT 0 
APENDIX G - 2 
VECTOR 
OFFTIMER 
SEGTIMER 
ORG OCH*4 
ow ? 
ow 
ENDS 
? 
;INT TYPE 4 AVAILABLE ON 8259; 
;vector to int routine offset 
;int routine segment 
VECTOR 
·**********************************************· 
' ' ; DATA STRUCTURE STORAGE ; 
·**********************************************· 
' ' 
DGROUP 
EXTRN 
EXTRN 
EXTRN 
EXTRN 
EXTRN 
EXTRN 
EXTRN 
DATA 
DATA 
STACK 
STACK 
GROUP DATA 
ASSUME CS: TEXT, DS:DGROUP, ES:VECTOR,SS:DGROUP 
tx total :NEAR 
_message :NEAR 
_pointmessage:NEAR 
start :NEAR 
old off2 :NEAR 
=old=seg2 :NEAR 
mask :NEAR 
SEGMENT WORD PUBLIC 'DATA' 
ENDS 
SEGMENT PARA STACK 'STACK' 
DW 200 DUP(O) 
ENDS 
·**********************************************· 
' ' ; ROUTINES ; 
·**********************************************· 
' ' 
TEXT SEGMENT BYTE PUBLIC 'CODE' 
corncomms.asrn source code APENDIX G - 3 
·*******************************************************· 
' ' ROUTINE: init2 
FUNCTION:To save the old interrupt envirornent 
and to set up a new one to allow the 
asynchronous communications card to use 
IRQ4 to signal data received.The asynch 
card is also enabled by this code 
GLOBAL VARS:old_off2,old_seg2 
CALLS:none 
PARAMETERS:none 
RETURNS:none 
; DESTROYS:AX,DX,ES ; 
·*******************************************************· 
' ' 
PUBLIC init2 
init2 PROC NEAR 
PUSH BP 
MOV BP,SP 
MOV DX,CNTRL2 
MOV AL,MODE DIV 
OUT DX,AL 
DEC DX 
DEC DX 
MOV AL,DIV_ CNT HI 
OUT DX,AL 
DEC DX 
MOV AL,DIV_ CNT LO 
OUT DX,AL 
MOV DX,CNTRL2 
MOV AL,COM_MODE 
OUT DX,AL 
MOV AX,VECTOR 
MOV ES,AX 
MOV AX,WORD PTR OFFTIMER 
MOV WORD PTR _old_off2,AX 
MOV AX,WORD PTR OFFTIMER+2 
MOV WORD PTR _old_seg2,AX 
CLI 
MOV AX,OFFSET COMS_RDl 
MOV WORD PTR OFFTIMER,AX 
MOV WORD PTR OFFTIMER+2,CS 
STI 
MOV DX,MOD_CNTRL 
MOV AL,08 
OUT DX,AL 
;to be called by 'c' prog 
;writes vectors to table 
;and unmasks int3 on 8259 
;std entry from 'c' prog 
;control reg 8250 
;access baud counter 
;point to counter rnsb 
;rnsb of count 
;point to counter lsb 
;lsb of count 
;control reg 
;even parity 
;and 2 stop bits 
;segment of vector table 
;set ES to vector 
;read old vector from table 
;store old vector 
;offset of int routine 
;write to vector table 
;write segment prefix 
;modern cntrl reg 
;enable OUT2 
;enable asynch intrpts 
comcomms.asm source code 
MOV DX,INT REG 
MOV AL, 1 
OUT DX,AL 
IN AL, INTAl 
AND AL,lllOllllB 
JMP $+2 
OUT INTAl ,AL 
MOV SP,BP 
POP BP 
RET 
APENDIX G - 4 
;intrpt mask reg 
;enable data rdy intrpt 
;read 8259 mask 
;set int3 bit 
;delay 
;write new 8259 mask 
;std exit to 'c' prog 
init2 ENDP 
·*******************************************************· I I 
ROUTINE: xit2 
FUNCTION:To restore the old interrupt enviroment 
and to disablethe asynchronous communi-
cations card from using IRQ4 to signal 
data received. 
GLOBAL VARS:old_off2,old_seg2 
CALLS:none 
PARAMETERS:none ; 
RETURNS:none 
; DESTROYS:AX,DX,ES ; 
·*******************************************************· I I 
PUBLIC 
xit2 PROC 
PUSH 
MOV 
MOV 
MOV 
CLI 
MOV 
MOV 
MOV 
MOV 
STI 
IN 
OR 
JMP 
OUT 
MOV 
MOV 
OUT 
xit2 
NEAR 
BP 
BP,SP 
AX,VECTOR 
ES,AX 
AX,WORD PTR old off2 
WORD PTR OFFTIMER,AX 
AX,WORD PTR _old_seg2 
WORD PTR OFFTIMER+2,AX 
AL,INTAl 
AL,OOOlOOOOB 
$+2 
INTAl,AL 
DX,INT_REG 
AL,O 
DX,AL 
;resets enviro to what 
;it was before 'c' prog 
;segment of vector table 
;set ES to vector 
;fetch old vector 
;write to vector table 
;read 8259 mask 
;reset int3 bit 
;write new 8259 mask 
;reset intrpt 8250 mask 
comcomms.asm source code APENDIX G - 5 
MOV DX,3FCH 
OUT DX,AL ;disable asynch intrpts 
MOV SP,BP 
POP BP 
RET 
xit2 ENDP 
·*******************************************************· 
' ' ROUTINE: trx buf 
FUNCTION:To transmit a buffer of words passed as 
parameters from a 'c' routine across the 
link as an RS232 block message checking 
for transmitter ready and quitting if 
timeout 
GLOBAL VARS:none 
CALLS:none 
PARAMETERS:2 words on stack.[SP+4],[SP+6] 
RETURNS:error in AX 
; DESTROYS:AX,BX,DX ; 
·*******************************************************· 
' ' 
PUBLIC 
trx buf PROC NEAR 
trx buf 
PUSH BP 
MOV BP,SP 
SUB SP,4 
PUSH DI 
MOV DI,4 
T7: MOV BX,TIMEOUT 
T3: MOV DX,RDSTAT 
DEC BX 
JZ TS 
IN AL,DX 
AND AL,20H 
JZ T3 
TS: MOV AX,WORD PTR 
MOV DX,DATARl 
OUT DX,AL 
MOV BX,TIMEOUT 
T4: MOV DX,RDSTAT 
DEC BX 
JZ T6 
IN AL,DX 
AND AL,20H 
JZ T4 
[BP+DI] 
;std entry from 'c' prog 
;count for timeout 
;status register 8250 
;jump if timeout 
;check transmitter rdy 
;if not ready 
;fetch word parameter 
;transmit lsb 
;repeat for msb 
comcomms.asm source code 
T6: MOV DX,DATARl 
MOV AL,AH 
OUT DX,AL 
ADD DI,2 
CMP DI,8 
JB T7 
POP DI 
MOV SP,BP 
POP BP 
RET 
APENDIX G - 6 
;transfer msb-lsb 
;transmit msb 
;end of block? 
;if not end 
;std return to 'c' prog 
trx buf ENDP 
·*******************************************************· 
' ' ROUTINE:COMS RD 
FUNCTION:This routine handles the interrupt 
generated by the 8250 on the 
corns card and reads the latest 
data and updates the 'c' program's 
enviroment and data automatically 
while not disturbing program flow. 
; GLOBAL VARS:_mask,_tx_total, start,_message 
_pointmessage. 
CALLS:none 
PARAMETERS:none 
RETURNS:none 
; DESTROYS:none ; 
·*******************************************************· 
' ' 
COMS RDl PROC 
STI 
PUSH 
PUSH 
PUSH 
PUSH 
PUSH 
PUSH 
PUSH 
PUSH 
PUSH 
MOV 
MOV 
MOV 
OUT 
MOV 
IN 
NEAR 
BP 
AX 
BX 
ex 
DX 
DI 
SI 
ES 
OS 
AX,DGROUP 
DS,AX 
AL,EOI 
INTAO,AL 
DX,DATARl 
AL,DX 
;allow higher level ints 
;save all regs affected 
;value of data segment 
;pertinent to routine 
;end of interrupt command 
;write to 8259 OCW2 
;holding reg 8250 
comcomms.asm source code APENDIX G - 7 
ESCl: 
STORE: 
ESC2: 
ENDO: 
PRT: 
PRTl: 
CMP 
JE 
CMP 
JNE 
JMP 
CMP 
JE 
MOV 
JMP 
MOV 
MOV 
MOV 
INC 
MOV 
CMP 
JA 
POP 
POP 
POP 
POP 
POP 
POP 
POP 
POP 
POP 
IRET 
MOV 
MOV 
MOV 
MOV 
MOV 
CMP 
JE 
MOV 
MOV 
MOV 
MOV 
INC 
INC 
CMP 
JNZ 
JMP 
AL, lBH 
ESCl 
BYTE PTR start,l 
ENDO 
STORE 
BYTE PTR start,l 
ESC2 
BYTE PTR start,l 
ENDO 
BX,OFFSET _message 
DI,WORD PTR _pointmessage 
BYTE PTR [BX+DI],AL 
DI 
WORD PTR _pointmessage,DI 
;<esc> start of message 
;if start 
;if not started already 
;then abort 
;else must be data 
;get start flag 
;if already started 
;else set start flag 
;and leave 
;start address of buffer 
;pointer 
;store latest byte 
;increment pointer 
;store it 
WORD PTR _pointmessage,MESS_LEN ;end of message? 
PRT ;goto writing routine 
OS 
ES 
SI 
DI 
DX 
ex 
BX 
AX 
BP 
BYTE PTR start,0 
WORD PTR _pointmessage,O 
BX,OFFSET _message 
SI,1 
AL,BYTE PTR [BX] 
AL,COMSET 
PRT2 
BP,OFFSET tx total 
DI,O 
AL,BYTE PTR [BX+SI] 
BYTE PTR [BP+DI],AL 
SI 
DI 
DI,2 
PRTl 
ENDO 
;restore environment for 
; 'c' control program 
;with original values of 
;all registers affected 
;return to 'c' program 
;reset start flag 
;reset pointer 
;start of buffer 
;first byte received 
;flag for command/data 
;if command 
;address global tx total 
;byte of integer value 
;store it 
;point to next byte 
;double byte integer 
;'?xit 
PRT2: 
PRT3: 
PRT9: 
PRT4: 
comcomms.asm source code 
MOV 
MOV 
OUT 
CMP 
JNE 
MOV 
MOV 
AND 
OUT 
MOV 
DX,CNTRLl 
AL,CNT2_MODE 
DX,AL 
BYTE PTR [BX+l],O 
PRT3 
AL,BYTE PTR mask 
DX,RST_LCH 
AL,BYTE PTR [BX+2] 
DX,AL 
BYTE PTR _mask,AL 
JMP ENDO 
CMP 
JNE 
MOV 
NOT 
MOV 
OR 
OUT 
MOV 
JMP 
CMP 
JE 
CMP 
JE 
CMP 
JE 
CMP 
JE 
CMP 
JE 
JMP 
MOV 
MOV 
OUT 
MOV 
OUT 
MOV 
MOV 
AND 
OUT 
MOV 
JMP 
BYTE PTR [BX+l],OFFH 
PRT9 
AL,BYTE PTR [BX+2] 
AL 
DX,RST_LCH 
AL,BYTE PTR mask 
DX,AL 
BYTE PTR _mask,AL 
ENDO 
BYTE PTR [BX+l],'a' 
PRT4 
BYTE PTR [BX+l],'b' 
PRTS 
BYTE PTR [BX+l], 'c' 
PRT6 
BYTE PTR [BX+l], 'd' 
PRT7 
BYTE PTR [BX+l], 'e' 
PRT8 
ENDO 
DX,CNTER2 
AL,ACNT_LO 
DX,AL 
AL,ACNT_HI 
DX,AL 
AL,BYTE PTR mask 
DX,RST_LCH 
AL,BYTE PTR [BX+2] 
DX,AL 
BYTE PTR _mask,AL 
ENDO 
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;address of 8254 reg 
;counter mode for inject 
;set up counter2 
;look at 2nd byte of com 
;is it= O? 
;no, then test next value 
;dev reset latch 
;set new mask value 
;output it 
;save it 
;2nd byte= ff? 
;no, test next value 
;get reset bit value 
;dev reset latch 
;reset bit of mask 
;save new mask 
;compare 2nd byte for 
;counter value and 
;goto appropriate 
;routine 
;8254 counter2 address 
;lsb of count 
;msb of count 
;set inj bit on mask 
comcomrns.asm source code 
PRT5: 
PRT6: 
PRT7: 
PRT8: 
COMS RD! 
TEXT 
MOV 
MOV 
OUT 
MOV 
OUT 
MOV 
MOV 
AND 
OUT 
MOV 
JMP 
MOV 
MOV 
OUT 
MOV 
OUT 
MOV 
MOV 
AND 
OUT 
MOV 
JMP 
MOV 
MOV 
OUT 
MOV 
OUT 
MOV 
MOV 
AND 
OUT 
MOV 
JMP 
MOV 
MOV 
OUT 
MOV 
OUT 
MOV 
MOV 
AND 
OUT 
MOV 
JMP 
ENDP 
ENDS 
END 
DX,CNTER2 
AL,BCNT_LO 
DX,AL 
AL,BCNT_HI 
DX,AL 
AL,BYTE PTR mask 
DX,RST_LCH 
AL,BYTE PTR [BX+2] 
DX,AL 
BYTE PTR _mask,AL 
ENDO 
DX,CNTER2 
AL,CCNT_LO 
DX,AL 
AL,CCNT_HI 
DX,AL 
AL,BYTE PTR mask 
DX,RST_LCH 
AL,BYTE PTR [BX+2] 
DX,AL 
BYTE PTR _mask,AL 
ENDO 
DX,CNTER2 
AL,DCNT_LO 
DX,AL 
AL,DCNT_HI 
DX,AL 
AL,BYTE PTR mask 
DX,RST_LCH 
AL,BYTE PTR [BX+2] 
DX,AL 
BYTE PTR _mask,AL 
ENDO 
DX,CNTER2 
AL,ECNT_LO 
DX,AL 
AL,ECNT_HI 
DX,AL 
AL,BYTE PTR mask 
DX,RST_LCH 
AL,BYTE PTR [BX+2] 
DX,AL 
BYTE PTR _mask,AL 
ENDO 
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;8254 counter address 
;lsb of count 
;msb of count 
;set inj bit on mask 
;8254 counter address 
;lsb of count 
;msb of count 
;set inj bit on mask 
;8254 counter address 
;lsb of count 
;msb of count 
;set inj bit on mask 
;8254 counter address 
;lsb of count 
;msb of count 
;set inj bit of mask 
APPENDIX H 
THE LOGGED PROGRAM OUTPUT FILES 
This appendix consists of six sections: 
H.1. The log files for internal loopback error injection. 
H.2. The calculations for internal loopback statistics. 
H.J. The log files for external loopback error injection. 
H.4. The calculations for external loopback statistics. 
H.5. The log files for normal operation. 
H.6. The explanation of normal operation. 
The log files are as they were printed to disk by the 
program and headings are not given as the files take a 
complete page for eachfile. 
H.1. INTERNAL LOOPBACK LOG FILES 
PROGRAM OUTPUT APPENDIX H - 2 
LOG FILE FOR LINK ANALYSIS FOR 1 INJECTED ERROR PER 64 KBITS 
RUN SECS-THRESHOLD-SEC ABOVE-FREE SEC-PPM ERR NOW-TOTAL ERR-PPM AVERAG 
5 0 0 0 14.9414 153 14.9414 
10 0 0 0 15.1367 308 15.0391 
15 0 0 0 15.0391 462 15.0391 
20 0 0 0 14.7461 613 14.9658 
25 0 0 0 14.8438 765 14.9414 
30 0 0 0 15.1367 920 14.9740 
35 0 0 0 14.9414 1073 14.9693 
40 0 0 0 15.1367 1228 14.9902 
45 0 0 0 15.1367 1383 15.0065 
50 0 0 0 15.0391 1537 15.0098 
55 0 0 0 15.1367 1692 15.0213 
60 0 0 0 15.0391 1846 15.0228 
65 0 0 0 14.8438 1998 15.0090 
70 0 0 0 15.1367 2153 15.0181 
75 0 0 0 15.1367 2308 15.0260 
80 0 0 0 15.0391 2462 15.0269 
85 0 0 0 15.1367 2617 15.0333 
90 0 0 0 15.0391 2771 15.0336 
95 0 0 0 15.0391 2925 15.0339 
100 0 0 0 15.0391 3079 15.0342 
105 0 0 0 14.9414 3232 15.0298 
110 0 0 0 15.0391 3386 15.0302 
115 0 0 0 14.9414 3539 15.0263 
120 0 0 0 14.9414 3692 15.0228 
125 0 0 0 15.1367 3847 15.0273 
130 0 0 0 15.0391 4001 15.0278 
135 0 0 0 15.0391 4155 15.0282 
140 0 0 0 15.0391 4309 15.0286 
145 0 0 0 15.1367 4464 15.0323 
150 0 0 0 15.1367 4619 15.0358 
155 0 0 0 15.1367 4774 15.0391 
160 0 0 0 14.9414 4927 15.0360 
165 0 0 0 15.0391 5081 15.0361 
170 0 0 0 14.9414 5234 15.0333 
175 0 0 0 15.0391 5388 15.0335 
180 0 0 0 15.1367 5543 15.0364 
185 0 0 0 14.8438 5695 15.0311 
190 0 0 0 14.9414 5848 15.0288 
195 0 0 0 15.0391 6002 15.0290 
200 0 0 0 15.0391 6156 15.0293 
205 0 0 0 15.1367 6311 15.0319 
210 0 0 0 15.0391 6465 15.0321 
215 0 0 0 14.9414 6618 15.0300 
220 0 0 0 14.9414 6771 15.0280 
225 0 0 0 15.0391 6925 15.0282 
230 0 0 0 15.1367 7080 15.0306 
235 0 0 0 15.1367 7235 15.0328 
240 0 0 0 15.1367 7390 15.0350 
245 0 0 0 15.0391 7544 15.0351 
250 0 0 0 15.0391 7698 15.0352 
PROGRAM OUTPUT APPENDIX H - 3 
LOG FILE FOR LINK ANALYSIS FOR 2 INJECTED ERRORS PER 64 KBITS 
RUN SECS-THRESHOLD-SEC ABOVE-FREE SEC-PPM ERR NOW-TOTAL ERR-PPM AVERAG 
5 0 0 0 30.0781 308 30.0781 
10 0 0 0 30.0781 616 30.0781 
15 0 0 0 30.0781 924 30.0781 
20 0 0 0 29.7852 1229 30.0049 
25 0 0 0 29.8828 1535 29.9805 
30 0 0 0 30.1758 1844 30.0130 
35 0 0 0 29.8828 2150 29.9944 
40 0 0 0 30.1758 2459 30.0171 
45 0 0 0 30.2734 2769 30.0456 
50 0 0 0 29.8828 3075 30.0293 
55 0 0 0 30.2734 3385 30.0515 
60 0 0 0 29.8828 3691 30.0374 
65 0 0 0 29.8828 3997 30.0255 
70 0 0 0 30.0781 4305 30.0293 
75 0 0 0 30.0781 4613 30.0326 
80 0 0 0 29.9805 4920 30.0293 
85 0 0 0 30.1758 5229 30.0379 
90 0 0 0 29.8828 5535 30.0293 
95 0 0 0 30.0781 5843 30.0319 
100 0 0 0 30.0781 6151 30.0342 
105 0 0 0 30.0781 6459 30.0363 
110 0 0 0 29.9805 6766 30.0337 
115 0 0 0 30.0781 7074 30.0357 
120 0 0 0 29.9805 7381 30.0334 
125 0 0 0 30.0781 7689 30.0352 
130 0 0 0 29.9805 7996 30.0331 
135 0 0 0 30.0781 8304 30.0347 
140 0 0 0 30.0781 8612 30.0363 
145 0 0 0 29.8828 8918 30.0310 
150 0 0 0 30.0781 9226 30.0326 
155 0 0 0 30.0781 9534 30.0340 
160 0 0 0 30.0781 9842 30.0354 
165 0 0 0 30.1758 10151 30.0397 
170 0 0 0 29.9805 10458 30.0379 
175 0 0 0 29.8828 10764 30.0335 
180 0 0 0 30.2734 11074 30.0401 
185 0 0 0 29.8828 11380 30.0359 
190 0 0 0 29.9805 11687 30.0344 
195 0 0 0 30.0781 11995 30.0356 
200 0 0 0 29.8828 12301 30.0317 
205 0 0 0 30.0781 12609 30.0329 
210 0 0 0 30.1758 12918 30.0363 
215 0 0 0 29.8828 13224 30.0327 
220 0 0 0 29.9805 13531 30.0315 
225 0 0 0 29.9805 13838 30.0304 
230 0 0 0 30.0781 14146 30.0314 
235 0 0 0 30.0781 14454 30.0324 
240 0 0 0 30.1758 14763 30.0354 
245 0 0 0 30.0781 15071 30.0363 
250 0 0 0 30.0781 15379 30.0371 
PROGRAM OUTPUT APPENDIX H - 4 
LOG FILE FOR LINK ANALYSIS FOR 5 INJECTED ERRORS PER 64 KBITS 
RUN SECS-THRESHOLD-SEC ABOVE-FREE SEC-PPM ERR NOW-TOTAL ERR-PPM AVERAG 
5 0 0 0 74.7070 765 74.7070 
10 0 0 0 75.0977 1534 74.9023 
15 0 0 0 74.9023 2301 74.9023 
20 0 0 0 74.7070 3066 74.8535 
25 0 0 0 74.9023 3833 74.8633 
30 0 0 0 74.7070 4598 74.8372 
35 0 0 0 74.7070 5363 74.8186 
40 0 0 0 74.7070 6128 74.8047 
45 0 0 0 75.2930 6899 74.8589 
50 0 0 0 74.9023 7666 74.8633 
55 0 0 0 75.2930 8437 74.9023 
60 0 0 0 74.9023 9204 74.9023 
65 0 0 0 74.7070 9969 74.8873 
70 0 0 0 74.9023 10736 74.8884 
75 0 0 0 74.9023 11503 74.8893 
80 0 0 0 74.9023 12270 74.8901 
85 0 0 0 74.7070 13035 74.8794 
90 0 0 0 74.7070 13800 74.8698 
95 0 0 0 74.9023 14567 74.8715 
100 0 0 0 74.7070 15332 74.8633 
105 0 0 0 75.0977 16101 74.8744 
110 0 0 0 74.9023 16868 74.8757 
115 0 0 0 75.0977 17637 74.8854 
120 0 0 0 74.7070 18402 74.8779 
125 0 0 0 74.7070 19167 74.8711 
130 0 0 0 74.7070 19932 74.8648 
135 0 0 0 74.9023 20699 74.8662 
140 0 0 0 75.0977 21468 74.8744 
145 0 0 0 74.9023 22235 74.8754 
150 0 0 0 74.9023 23002 74.8763 
155 0 0 0 74.9023 23769 74.8771 
160 0 0 0 75.0977 24538 74.8840 
165 0 0 0 74.9023 25305 74.8846 
170 0 0 0 74.9023 26072 74.8851 
175 0 0 0 74.9023 26839 74.8856 
180 0 0 0 74.9023 27606 74.8861 
185 0 0 0 74.7070 28371 74.8812 
190 0 0 0 74.9023 29138 74.8818 
195 0 0 0 74.7070 29903 74.8773 
200 0 0 0 74.7070 30668 74.8730 
205 0 0 0 74.7070 31433 74.8690 
210 0 0 0 75.0977 32202 74.8744 
215 0 0 0 74.9023 32969 74.8751 
220 0 0 0 74.9023 33736 74.8757 
225 0 0 0 75.0977 34505 74.8806 
230 0 0 0 74.7070 35270 74.R769 
235 0 0 0 74.9023 36037 74.8774 
240 0 0 0 74.9023 36804 74.8779 
245 0 0 0 74.9023 37571 74.8784 
250 0 0 0 74.7070 38336 74.8750 
H.2. INTERNAL LOOPBACK CALCULATIONS 
The theoretical parts per million error rate for the above 
rates of error injection are calculated as follows: 
1 error per 65536 at a data rate of 2048 Mbps gives 
1 * 2 048 000 * 1 000 000 
65536 2 048 000 
= 1 000 000 = 15.2588 ppm 
65 536 
thus for 2 injected errors per 65536 bits (independent of 
frequency) 
2 * 1 000 000 
65536 
= 30.5176 ppm 
and for 5 injected errors per 65536 bits 
5 * 1 000 000 
65536 
= 76.2939 ppm 
The measured ppm error statistic for 1 injected error per 
65536 is 
15.0352 ppm which is an error of 
(15.2588 - 15.0352) * 100 = 1.47 % 
15.2588 1 
The measured ppm error statistic for 2 injected errors per 
65536 is 
30.0371 ppm which is an error of 
(30.5176 - 30.0371) * 100 = 1.57 % 
30.5176 1 
The measured ppm error statistic for 5 injected errors per 
65536 is 
15.0352 ppm which is an error of 
(76.2939 - 74.8750) * 100 = 1.86 % 
76.2939 1 
H.J. EXTERNAL LOOPBACK LOG FILES 
PROGRAM OUTPUT APPENDIX H - 6 
LOG FILE FOR LINK ANALYSIS 1 err per 52248 at 894886.25 Hz 
RUN SECS-THRESHOLD-SEC ABOVE-FREE SEC-PPM ERR NOW-TOTAL ERR-PPM AVERAG 
5 0 0 0 19.2383 197 19.2383 
10 0 0 0 18.3594 385 18.7988 
15 0 0 0 18.6523 576 18.7500 
20 0 0 0 18.6523 767 18.7256 
25 0 0 0 18.9453 961 18.7695 
30 0 0 0 18.6523 1152 18.7500 
35 0 0 0 18.9453 1346 18.7779 
40 0 0 0 19.2383 1543 18.8354 
45 0 0 0 18.9453 1737 18.8477 
50 0 0 0 18.9453 1931 18.8574 
55 0 0 0 18.6523 2122 18.8388 
60 0 0 0 18.3594 2310 18.7988 
65 0 0 0 19.5313 2510 18.8552 
70 0 0 0 18.6523 2701 18.8407 
75 0 0 0 18.9453 2895 18.8477 
80 0 0 0 18.6523 3086 18.8354 
85 0 0 0 18.9453 3280 18.8419 
90 0 0 0 18.9453 3474 18.8477 
95 0 0 0 18.3594 3662 18.8220 
100 0 0 0 18.6523 3853 18.8135 
105 0 0 0 19.2383 4050 18.8337 
110 0 0 0 18.3594 4238 18.8121 
115 0 0 0 18.6523 4429 18.8052 
120 0 0 0 18.9453 4623 18.8110 
125 0 0 0 18.9453 4817 18.8164 
130 0 0 0 18.6523 5008 18.8101 
135 0 0 0 19.5313 5208 18.8368 
140 0 0 0 18.9453 5402 18.8407 
145 0 0 0 18.3594 5590 18.8241 
150 0 0 0 18.9453 5784 18.8281 
155 0 0 0 18.6523 5975 18.8225 
160 0 0 0 18.3594 6163 18.8080 
165 0 0 0 18.6523 6354 18.8033 
170 0 0 0 18.3594 6542 18.7902 
175 0 0 0 18.6523 6733 18.7863 
180 0 0 0 18.6523 6924 18.7826 
185 0 0 0 18.9453 7118 18.7870 
190 0 0 0 19.5313 7318 18.8065 
195 0 0 0 19.5313 7518 18.8251 
200 0 0 0 18.9453 7712 18.8281 
205 0 0 0 18.3594 7900 18.8167 
210 0 0 0 18.9453 8094 18.8198 
215 0 0 0 18.9453 8288 18.8227 
220 0 0 0 18.9453 8482 18.8255 
225 0 0 0 18.6523 8673 18.8216 
230 0 0 0 18.0664 8858 18.8052 
235 0 0 0 18.6523 9049 18.8019 
240 0 0 0 18.6523 9240 18.7988 
245 0 0 0 19.2383 9437 18.8078 
250 0 0 0 18.6523 9628 18.8047 
PROGRAM OUTPUT APPENDIX H - 7 
LOG FILE FOR LINK ANALYSIS 2 errs per 52248 at 894886.25 Hz 
RUN SECS-THRESHOLD-SEC ABOVE-FREE SEC-PPM ERR NOW-TOTAL ERR-PPM AVERAG 
5 0 0 0 37.5977 385 37.5977 
10 0 0 0 37.5977 770 37.5977 
15 0 0 0 37.5977 1155 37.5977 
20 0 0 0 37.5977 1540 37.5977 
25 0 0 0 37.8906 1928 37.6563 
30 0 0 0 37.8906 2316 37.6953 
35 0 0 0 37.5977 2701 37.6814 
40 0 0 0 37.8906 3089 37.7075 
45 0 0 0 37.5977 3474 37.6953 
50 0 0 0 37.5977 3859 37.6855 
55 0 0 0 37.5977 4244 37.6776 
60 0 0 0 37.5977 4629 37.6709 
65 0 0 0 37.8906 5017 37.6878 
70 0 0 0 37.5977 5402 37.6814 
75 0 0 0 37.8906 5790 37.6953 
80 0 0 0 37.5977 6175 37.6892 
85 0 0 0 37.5977 6560 37.6838 
90 0 0 0 37.5977 6945 37.6790 
95 0 0 0 37.5977 7330 37.6748 
100 0 0 0 37.5977 7715 37.6709 
105 0 0 0 37.5977 8100 37.6674 
110 0 0 0 37.5977 8485 37.6642 
115 0 0 0 37.8906 8873 37.6741 
120 0 0 0 37.5977 9258 37.6709 
125 0 0 0 37.5977 9643 37.6680 
130 0 0 0 37.5977 10028 37.6653 
135 0 0 0 37.5977 10413 37.6628 
140 0 0 0 37.5977 10798 37.6604 
145 0 0 0 37.5977 11183 37.6583 
150 0 0 0 37.8906 11571 37.6660 
155 0 0 0 37.8906 11959 37.6733 
160 0 0 0 37.5977 12344 37.6709 
165 0 0 0 37.8906 12732 37.6776 
170 0 0 0 37.5977 13117 37.6752 
175 0 0 0 37.5977 13502 37.6730 
180 0 0 0 37.5977 13887 37.6709 
185 0 0 0 37.8906 14275 37.6768 
190 0 0 0 37.5977 14660 37.6748 
195 0 0 0 37.8906 15048 37.6803 
200 0 0 0 37.8906 15436 37.6855 
205 0 0 0 37.5977 15821 37.6834 
210 0 0 0 37.5977 16206 37.6814 
215 0 0 0 37.5977 16591 37.6794 
220 0 0 0 37.8906 16979 37.6842 
225 0 0 0 37.5977 17364 37.6823 
230 0 0 0 37.5977 17749 37. (ifl05 
235 0 0 0 37.8906 18137 37.6849 
240 0 0 0 37.8906 18525 37.6892 
245 0 0 0 37.5977 18910 37.6873 
250 0 0 0 37.5977 19295 37.6855 
H.4. EXTERNAL LOOPBACK CALCULATIONS 
The theoretical parts per million error rate for the above 
rates of error injection are calculated as follows: 
1 error per 52248 at a data rate of 894886.25 Hz gives 
1 * 894 886.25 * 1 000 000 = 
52248 894 886.25 
1 000 000 = 19.1394 ppm 
52248 
thus for 2 injected errors per 52248 bits (independant of 
frequency) 
2 * 1 000 000 
52248 
= 38.2790 ppm 
The measured ppm error statistic for 1 injected error per 
52248 is 
18.8047 ppm which is an error of 
(19.1394 - 18.8047) * 100 = 1.75 % 
19.1394 1 
The measured ppm error statistic for 2 injected errors per 
52248 is 
37.6855 ppm which is an error of 
(38.2790 - 37.6855) * 100 = 1.55 % 
38.2790 1 
H.5. EXTERNAL DUPLEX MODE LOG FILES 
PROGRAM OUTPUT APPENDIX H - 9 
LOG FILE FOR LINK ANALYSIS FOR BIT STREAM INVERTED. 
RUN SECS-THRESHOLD-SEC ABOVE-FREE SEC-PPM ERR NOW-TOTAL ERR-PPM AVERAG 
5 0 0 5 0.0000 0 0.0000 
10 0 0 10 0.0000 0 0.0000 
15 0 0 15 0.0000 0 0.0000 
20 0 0 20 0.0000 0 0.0000 
25 0 0 25 0.0000 0 0.0000 
30 0 0 30 0.0000 0 0.0000 
35 0 0 35 0.0000 0 0.0000 
40 0 0 40 0.0000 0 0.0000 
45 0 0 45 0.0000 0 0.0000 
50 0 0 50 0.0000 0 0.0000 
55 0 0 55 0.0000 0 0.0000 
60 0 0 60 0.0000 0 0.0000 
65 0 0 65 0.0000 0 0.0000 
70 0 0 70 0.0000 0 0.0000 
75 0 0 75 0.0000 0 0.0000 
80 0 0 80 0.0000 0 0.0000 
85 0 0 85 0.0000 0 0.0000 
90 0 0 90 0.0000 0 0.0000 
95 0 0 95 0.0000 0 0.0000 
100 0 0 100 0.0000 0 0.0000 
105 0 0 105 0.0000 0 0.0000 
110 0 0 110 0.0000 0 0.0000 
115 0 0 115 0.0000 0 0.0000 
120 0 0 120 0.0000 0 0.0000 
125 0 0 125 0.0000 0 0.0000 
130 0 0 130 0.0000 0 0.0000 
135 0 0 135 0.0000 0 0.0000 
140 0 0 140 0.0000 0 0.0000 
145 0 0 145 0.0000 0 0.0000 
150 0 0 150 0.0000 0 0.0000 
155 0 0 155 0.0000 0 0.0000 
160 0 0 160 0.0000 0 0.0000 
165 0 0 165 0.0000 0 0.0000 
170 0 0 170 0.0000 0 0.0000 
175 0 0 175 0.0000 0 0.0000 
180 0 0 180 0.0000 0 0.0000 
185 0 0 185 0.0000 0 0.0000 
190 0 0 190 0.0000 0 0.0000 
195 0 0 195 0.0000 0 0.0000 
200 0 0 200 0.0000 0 0.0000 
205 0 0 205 0.0000 0 0.0000 
210 0 0 210 0.0000 0 0.0000 
215 0 0 215 0.0000 0 0.0000 
220 0 0 220 0.0000 0 0.0000 
225 0 0 225 0.0000 0 0.0000 
230 0 0 230 o.onno 0 0.0000 
235 0 0 235 0.0000 0 0.0000 
240 0 0 240 0.0000 0 0.0000 
245 0 0 245 0.0000 0 0.0000 
250 0 0 250 0.0000 0 0.0000 
PROGRAM OUTPUT APPENDIX H - 10 
LOG FILE FOR LINK ANALYSIS FOR NORMAL DUPLEX MODE TESTING 
RUN SECS-THRESHOLD-SEC ABOVE-FREE SEC-PPM ERR NOW-TOTAL ERR-PPM AVERAG 
5 1 1 4 0.2930 3 0.2930 
10 1 4 6 0.6836 10 0.4883 
15 1 6 8 0.6836 17 0.5534 
20 1 7 10 0.4883 22 0.5371 
25 1 9 12 0.6836 29 0.5664 
30 1 10 16 0.2930 32 0.5208 
35 1 11 20 0.4883 37 0.5162 
40 1 11 25 0.0000 37 0.4517 
45 1 15 26 0.9766 47 0.5100 
50 1 16 29 0.3906 51 0.4980 
55 1 17 33 0.2930 54 0.4794 
60 1 19 35 0.6836 61 0.4964 
65 1 22 36 0.9766 71 0.5334 
70 1 25 38 0.9766 81 0.5650 
75 1 27 40 0.5859 87 0.5664 
80 1 27 45 0.0000 87 0.5310 
85 1 28 48 0.3906 91 0.5227 
90 1 30 51 0.4883 96 0.5208 
95 1 34 51 1.0742 107 0.5500 
100 1 35 55 0.3906 111 0.5420 
105 1 37 56 0.6836 118 0.5487 
110 1 40 58 0.9766 128 0.5682 
115 1 40 63 0.0000 128 0.5435 
120 1 43 65 0.7813 136 0.5534 
125 1 45 67 0.6836 143 0.5586 
130 1 48 69 0.7813 151 0.5672 
135 1 52 69 1.2695 164 0.5932 
140 1 55 71 0.8789 173 0.6034 
145 1 56 75 0.2930 176 0.5927 
150 1 58 76 0.7813 184 0.5990 
155 1 60 79 0.5859 190 0.5985 
160 1 62 81 0.9766 200 0.6104 
165 1 64 84 0.4883 205 0.6067 
170 1 67 85 0.8789 214 0.6147 
175 1 68 89 0.3906 218 0.6083 
180 1 71 90 0.8789 227 0.6158 
185 1 72 94 0.2930 230 0.6071 
190 1 73 98 0.1953 232 0.5962 
195 1 75 100 0.4883 237 0.5934 
200 1 76 102 0.4883 242 0.5908 
205 1 76 106 0.0977 243 0.5788 
210 1 77 108 0.3906 247 0.5743 
215 1 78 112 0.2930 250 0.5678 
220 1 79 114 0.6836 257 0.5704 
225 1 80 117 0.3906 261 0.5664 
230 1 81 120 0.2930 264 0. 5fi05 
235 1 82 12 3 0.29]0 267 0.5548 
240 1 84 126 0.4883 272 0.5534 
245 1 85 129 0.3906 276 0.5501 
250 1 87 131 0.6836 283 0.5527 
H.6. FULL DUPLEX EXPLANATION 
The file on page H-9 above (with the incoming data stream 
inverted) shows the inability of the test unit to measure 
streams where synchronisation is impossible to achieve. The 
measurement is thus 0.0000 ppm when strictly the theoretical 
measurement should be 1 000 000.0000 ppm. 
The second instance is a normal duplex link with general 
noise and signal loss accounting for the errors measured. It 
should be noted that the threshold has been set to 1 ppm per 
second for this test to show the validity of the 
measurements. The measurement of seconds above the 
threshold, SECS ABOVE does not bear a relationship to the 
FREE SECONDS measurement which is a count of the number of 
seconds in the run during which no errors were counted. 
APPENDIX I 
CIRCUIT DIAGRAMS 
The circuit diagrams were prepared using the PC-CAPS 
schematic capture utility of the P-CAD system and printed on 
an AST TURBO laser printer. 
The printed circuit board outline (taken from the PCB layout 
file captured using PC-CARDS) is included to show evidence 
of the work done in providing a final working model of the 
error analyser board. Four such boards were manufactured 
from photoplots (using PC-PLOTS) of the double sided pcb 
track layout and are now in use. 
The diagrams are presented in the following order: 
1) TRANSMIT CLOCK AND PRBS GENERATOR 
2) RECEIVER 
3) BUFFERING AND DECODING 
4) EXTERNAL INTERFACE 
5) PCB LAYOUT 
An explanation for some of the gate configurations is given 
on the intervening pages. 
CIRCUIT DIAGRAMS 
I.1. THE TRANSMITTER 
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CIRCUIT DIAGRAMS 
I.2. THE RECEIVER 
APPENDIX I - 3 
In the synchronisation circuitry the equation for the reset 
input of the reference PRBS generator is: 
RESET= Q14.Q13.Q12.Qll.Ql0.Q9.Q8.Q7.Q6.Q5.Q4.Q3.Q2.Ql.QO + 
Ql5 + CLOCK 
and the equation for the set pulse is: 
SET= Ql5.Ql4.Ql3.Q12.Qll.Q10.Q9.Q8.Q7.Q6.Q5.Q4.Q3.Q2.Ql + 
QO + CLOCK. 
But since one wants to generate both pulses with common 
circuitry one extracts a common term 
COM= Q14.Q13.Q12.Qll.Q10.Q9.Q8.Q7.Q6.Q5.Q4.Q3.Q2.Ql 
and thus reset changes to become 
RESET= COM+ QO + QlS + CLOCK 
and the set pulse becomes 
SET= COM+ QlS + QO + CLOCK 
as can be seen in figure 2. 
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CIRCUIT DIAGRAMS APPENDIX I - 5 
I.3. BUFFERING AND DECODING 
The general address decode output function is: 
ADEC = AEN.A9.A8.A7.A6.A5.A4.A3 + IOW.IOR 
The first term is OR_' ed with the ( row AND IOR) term to 
ensure that only when the address generated is an I/0 
address is the board enabled. 
Thus the 8254 chip select line, 
8254CS = ADEC + A2 
while the latch which is a 74ls373 has 
373CS = ADEC + A2 + Al.AO 
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CIRCUIT DIAGRAMS APPENDIX I - 7 
I.4. THE EXTERNAL INTERFACE 
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APPENDIX J 
THE USE OF ANALINK 
1 A BASIC OVERVIEW 
The device is designed to analyse the error rate on a 
microwave or other data link by providing the hardware and 
software interface between the link and a personal computer 
(PC). The hardware of the device is designed to generate and 
receive a pseudorandom data stream at 2048 kbit/s (although 
this is easily alterable on the present board between DC and 
8 Mbit/s). 
There is furthermore an RS232 communications link between 
the two boards used on either end of the link and data and 
commands are transferred across the link while it is being 
tested. 
The software is designed to allow easy control of all the 
possible options available on the device such as starting 
and stopping the transmit and receive sections, viewing the 
analysis in different modes and injecting errors to verify 
operation. The communications part of the software is 
transparent to the user and analysis of each channel of the 
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duplex link is displayed seperately on each terminal and 
independently on each terminal. 
The software is also designed to allow the device to be 
modified to run at 8 MHz by including bi-stable variables 
selectable at run time to suit the crystal on board. 
2 INTERFACE SPECIFICATIONS 
2.1 PC INTERFACE 
The board plugs into a 62 pin PC edge connector socket on a 
PC motherboard and presents one LS TTL load to the following 
lines: 
DO - D7 , AO - A9 , IOR, row, IRQ3 . 
In addition the board draws 385 rnA from the +5 rail of the 
PC supply. 
There must be an asynchronous communications card present in 
the system and it must be configured to be COM! (addresses 
3F8Hex to 3FFHex) and to use IRQ4. 
ANALINK MANUAL APPENDIX J - 3 
2.2 EXTERNAL INTERFACE 
There is a 9 pin D connector on the back panel of the PC 
with the following signals on it: 
pin 1: HDBJ TRANSMIT 
pin 2: HDBJ TRANSMIT 
pin 3: HDBJ RECEIVE 
pin 4: HDBJ RECEIVE 
pin 5: GND 
pin 6: 2 Mbs TTL transmit data stream 
pin 7: 2 MHz TTL 50% duty cycle transmit clock 
pin 8: 2 MHz TTL 50% duty cycle receive clock 
pin 9: 2 Mbs TTL receive data stream 
table 1.1. 9 pin D connector pinout 
2.3 SOFTWARE INTERFACE 
The program requires an IBM PC or compatible with hardware 
interrupt vector table addresses compatible with standard 
IBM bios although this is easily modifiable to suit any 
change. No graphics card or graphics monitor is needed and 
the only enviroment configuration that is necessary is that 
the CONFIG.SYS file for the system must contain the 
specification 'DEVICE= ANSI.SYS' and a copy of the ANSI.SYS 
file must be in the root directory of the booted disk. 
The supplied disk with the device controller software on it 
is also a bootable disk and has suitable AUTOEXEC.BAT, 
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ANSI.SYS and CONFIG.SYS files on it to automatically start 
the controller program if the system is booted on this 
drive. 
3 PROGRAM USE 
3.1 STARTING 
The program is located in source code and executable form on 
the appropriate floppy disk. Type 'ANALINK' and the program 
will execute. If no board is plugged into the system the 
program will display a message to that effect and ask the 
user to end normally (the first options menu will appear and 
a 'z' is required to be entered to end). 
The board test routine will respond with the same message if 
there is a malfunction in the reset latch, clock circuitry 
or counter. 
Alternatively the system can be booted with the supplied 
diskette in drive A and the controlling program will 
automatically start. 
As an extra the program will prompt for presence of a 16 MHz 
crystal to run the device at 8 MHz although the default is 2 
MHz and no harm will be done if a 'Y' is entered by mistake 
ANALINK MANUAL APPENDIX J - 5 
(the error statistics will be out although the total error 
count will still be valid). 
It should be noted that the left half of the screen on each 
terminal is dedicated to the receiving channnel and all 
commands issued on that side of the screen will affect that 
channel only. The same applies to the right hand side of the 
screen and the transmitting channel. The left or right side 
of the screen is changed by the entry of 'x' or 'y' from the 
display options menu. 
3.2 OPERATION OPTIONS MENU 
This is the first menu to be displayed and from this menu 
transmitting and receiving can be switched on or off. An 
example of screen menu format is shown in fig 1. 
3.2.1 Transmitting 
A 't' is entered to start transmitting and an 'h' to stop. 
As the program automatically starts on the receiving side of 
the screen the transmitter that is started by this command 
is actually on the other end of the link. To start the 
transmitter on the same side of the link as the program the 
operation options menu for transmitting must be reached 
through the transmitting display options menu. 
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Transmitting can be done actively while in the program and 
receiving or transparently while using the computer for 
another task. This can be done by starting transmission and 
then ending the program without resetting the device. This 
can be useful for one way testing as it only uses one PC. 
NB! To end transmission the program must be restarted and 
the program will automatically reset the device before 
offering options as to whether the user wishes to start any 
of the sections once more. 
3.2.2 Receiving 
An 'r' is entered to start receiving and a 'c' to stop. As 
soon as receiving is enabled on either side the display 
options menu will be displayed, therefore, if loopback 
testing or full duplex testing is needed the transmitter 
should be enabled before the receiver otherwise the user 
will have to end the 'display options' menu to once again 
access the 'basic options' menu. 
3.3 DISPLAY OPTIONS MENU 
This menu allows swapping between sides of the display, 
using continuous analysis with presettable sample time, 
threshold of errors, optional dumping of data to disk and 
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finally the option of injecting errors into the stream 
purposefully. 
3.3.1 Swapping sides 
To change sides one enters a 'y' or an 'x'in the appropriate 
display options menu and this is the only route from side to 
side thus one must always return to this menu. 
3.3.2 Running Mode 
The running mode display is obtained by entering an 'r' and 
provides a continuous analysis once per sample time of the 
last sample time of errors displaying parts per million 
errors over the last sample time, total number of errors 
since the running mode was selected and the average parts 
per million errors since the running mode was selected, 
amongst various other results as can be seen in figure 3. 
Note that the reception of data from across the link is only 
possible when the opposite side of the link is in running 
mode and thus if the operator on the other side is changing 
the configuration on that side no new data will be received 
across the link. 
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It was decided not to facilitate controlling of display 
modes across the link because the communicated commands 
would then visibly interfere with an operator on the other 
side whereas the mask changing commands occur invisibly over 
the link. 
The running mode display can be exited by entering any key 
on the keyboard and the display will return to the display 
options menu. 
3.3.3 Setting Sample Time 
By entering 's' the sample time menu is entered and a new 
sample time for the running display can be selected from the 
choice. An invalid choice results in no change to the sample 
time. 
3.3.4 Setting Threshold 
By entering 't' the threshold menu is entered and a new 
threshold for the running display can be selected from the 
choice. An invalid choice results in no change to the 
threshold. 
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3.3.5 Logging To Disk 
If a 'd' is entered in the display options menu then the 
dump or log menu is entered and one is prompted for a 
filename. If an invalid path or file name is entered the 
menu will re-appear until a valid one is entered. The total 
path plus filename and extension can be up to 50 characters 
long. When one re-enters the display options menu the sample 
time should be set to greater than or equal to 2 seconds or 
the results of the running display will not be logged to 
disk. 
If a log file of the same name as the one entered already 
exists the program appends the new data on the end of the 
old file with a new heading seperating the two lots of data. 
To end logging a 'k' is entered which also closes the log 
file for safety in case of program abortion. 
3.3.6 Error Injection 
This option offered on the display options menu (selected by 
entering 'i' and exited with 'e') allows the user to 
deliberately inject errors into the outgoing data stream to 
monitor their progress on the receiver. 
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When selected, this option offers a further menu of choices 
of injected error percentage ('a' - 'e'). 
When the error injection is entered for the receive channel 
the results of the injection may take a while to appear on 
the running display. This is because the command must be 
processed and acted upon on the other side of the link. The 
injected errors may also take a while to affect the error 
results as these values are averages of a great deal of 
measurements. 
When the error injection is entered from the transmit side 
the errors are injected almost immediately but they must 
still be collected and processed on the other side of the 
link before being transmitted back to be displayed thus 
introducing a delay. 
To end error injection an 'e' is entered. 
3.4 ENDING 
To exit from any menu enter 'z' and the previous menu will 
be displayed. The menus have automatic resets on exit such 
as stopping reception on exit from the basic options menu, 
disabling the interrupt counter from the display options 
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menu but default display modes are remembered on re-entry to 
a menu. 
On exit from the operation options menu the user will be 
prompted on whether or not total device reset is required. 
If the transmitter is not reset a message to that effect 
will be displayed on program exit. 
3.5 GENERAL 
The source code supplied was developed using MICROSOFT C and 
TURBO-C compilers although the final executable file was 
compiled and linked using MICROSOFT and C-TOOLS-PLUS 
libraries. Modification to the source code can be done using 
either compiler although when using the TURBO-C version the 
library routines 'inp()' and 'outp()' may have to be altered 
to 'inportb()' and 'outportb()'. 
The diskette accompanying the report also contains the 
schematic of the circuit for the board, the printed circuit 
board layout and the manual documentation (created in MS-
WORD). The files are respectively: DEV.SCH, DEV.PCB and 
DEV.DOC. The circuit files were both created in P-CAD. 
APPENDIX K 
SPECIFICATION SHEET FOR MV1441 
The specification sheet for the Plessey Semiconductors 2 
Mbps HDB3 codec chip is included as an appendix because it 
is a special function chip which is not mass produced and 
thus the specification sheet is not normally easily 
available. 
The main body of the thesis refers to the appendix on two 
subjects: 
1) The clock recovery from the balanced line HDB3 signals. 
2) The recommended external line driving circuit with hand-
wound balanced line transformers. 
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2MBIT PCM SIGNALLING CIRCUIT 
MV1441 
HDB3 ENCODER/DECODER/CLOCK REGENERATOR 
The 2 048MB1t PCM Signalling Circuits comprise a group 
of circuits which will perform the common s1gnall1ng and 
error detection functions for a 2 048MB1t PCM transmission 
.link operating to the appropriate CCITT recommendations 
The circuits are fabricated in CMOS and operate from a 
single 5 volt supply with relevant inputs and outputs TTL 
compatible 
The MV 1441 1s an encoder/decoder for the pseudo-ternary 
transmission code. HDB3 (CCITT Orange Book Vol Ill 2 
Annex to Rec. G703) The device encodes and decodes 
simultaneously and asynchronously Error monitoring 
functions are provided to detect v1olat1ons of HOBJ coding. 
all ones detection and loss of input (all zeros detection) In 
addition a loop back function 1s provided for terminal testing 
A clock recovery circuit 1s provided using a 16 384MHz 
crystal (12352MHz for 1.544MHz operation). which may be 
shared between several separate devices 
FEATURES 
• On-Chip D9tal Clock Regenerator 
• HDB3 Encoding and Decoding lo CCITT rec G 70] 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
Asynchronous Operation 
Simultaneous Encoding and Occm1ir\J 
Clock Recovery Signal allows Off-Ct11p Clock 
Regenerat1011 
Loop Back Control 
HDB3 Error Monitor 
All Ones Error Monitor 
Loss of Input Alarm (All Zeros Detector) 
Decode Data 1n NRZ F orrn 
Low Power Operation 
2 0-tBMHz rn I ~)-t,lMHz Opera11on 
ABSOLUTE MAXIMUM RATINGS 
The absolute maximum ratings are limiting values above 
which operating life may be shortened or spec1f1ed 
parameters may be degraded. 
Electrical Ratings 
+I/cc 
Inputs 
Outputs 
-0.SV to +?V 
Vee +O.SV Gnd -0 3V 
Vee. Gnd -0.3V 
' 
I 
NRl OAIA IN f ' '-.../ 11'1] •Vu 
ClUCN, (lll(OOfA! l 1 ,, ]nm i i!l·i 
LOSS Of INPUT L I If,, ) OUl 1 101) 
JrfRl o,u out L 4 ,, ] "ii IN 
CIOCK IOICOOIRI L ' MV1441 ,, ]lOOPHSllU,Rlf 
IITTl!AIS l " " 1 A IN 
llS[ , 11 ] CRYSlAl OUl ClOCII. R 
NRZ 
LOOP 
TEST,,-
ENABLE 
MOO( [ M 11 ] IRROR 
GROUND ( s 1() ] CRYSfAl II 
OG18 
F,g 1 P,n connect,ons - top view 
~-+--+----+-----+-<J01 
r-+--+----+---+-<l02 
DECODER 
LOSS 
OF 
INPUT 
NRZ 
DATA 
OUT 
B1N',{:>o-
CLOCKc~---.------+--~·-1 (DECOOER) '---.-----' 
CRYSTAL 
IN 
CRYSTAL 
OUT/ 
CLOCK R 
CLOCK 
REGEN 
SWITCH 
AIS 
CIRCUIT 
ERROR 
CIRCUIT 
>--------u AIS 
F,g 2 Block diagram 
MV1441 
ELECTRICAL CHARACTERISTICS 
Test conditions (unless otherwise stated): 
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Sc:pply voltaqe V 5V · 0 5V Ambient temperatt1re T ,,. .. CJ' C to · 70 C 
Static characteristics 
Characteristic 
Low level input voltage 
Low ,evel input current 
High level input voltc1ge 
High level input current 
Low level OtJtput voltc1ge 
I 
Symbol 
V. 
I, 
V1H 
I" 
Pins 
All inputs 
All outputs 
Min 
-0 3 
20 
Value 
Typ 
08 
50 
V, 
50 
0 ,\ 
Units 
V 
11A 
V 
V 
v, .. 
Iv• 
Conditions 
ov 
5V 
20mA 
I High level output voltc1ge 
V" 
V, 1•1 28 
Vu~O 75 
11A 
V 
V 
V 
I, ..... 
I " 
2mA) t)Ottl 
1mA) c1pply 
mA I Supply current 2 4 All inputs to OV 
All outputs open c1rcu1t 
Dynamic Characteristics 
Characteristic I Symbol Value Units Conditions 
j Min Typ Max 
Max Clock (Encoder1 frequency ! f .... , ...... 40 10 MHz Figs 10. 15 
Max Clock (Decoder) frequency f "1.IO!l+•i 22 5 MHz Figs 11 15 
Propagation Delay Clock I Encoder) to t , .. 1 \,\ H 100 ns Figs 8.10.15 See Note 1 
O,. 0: 
\ 
Rise and Fall times O · 0 20 ns Figs 10.15 
t",, .. , - t, .. ,,n difference 20 ns Figs 10.15 
Propagation Delay Clock I Encoder) to ti .. 11 150 ns Loop test enable 1. Figs 10.15 
Clock Regenerate 
Setup time of NRZ data ,n to Clock L.1 75 ns Figs 7.10 15 
(Encoder) 
Hold time of NRZ data 1n th I 55 ns Figs 7.10.15 
- -
Propagation delay Ai,, B •• to Clock lpd .. 1 150 ns Loop test enable O' Figs 13.15 
Regenerate 
Propagation delay Clock (Decoder) to tp<n 200 ns Figs 12 15 
error 
Propagation delay Reset AIS falling t "''" 200 ns Loop test enable o·. Figs 14.15 
edge to AIS output 
Propagation delay Clock (Decoder) to tpdfi 150 ns Figs 7 11 15 See Note 2 
NRZ data out 
Setup time of A1N. 8,•, to Clock tsi 75 ns Figs 7 11. 15 
(Decoder) 
Hold time of A1N. 81Nto Clock (Decoder) t,,1 5 ns Figs 7.11. 15 
Hold time of Reset AIS 0 tt,2 30 ns Figs 7.14.15 
Setup time Clock (Decoder) to t ,2 100 ns Figs 7 14. 15 
Reset AIS 
Setup time Reset AIS 1 to Clock L2 0 ns F1gs1415 
(Decoder) 
Propagation Delay Clock (Decoder) 150 ns 
to LIP 
'-.--! l ls 
f '11' f r•l ·1 l(lt'(1 !t 1rrl,H\ , 11J!; · .' 
r, 1 , 1 lt·· ,Ut'(~ NH/ l)\J1ilL' " 
.tr1• h'i,t\1't! (l\ { 1i t lt)l k P('r1li.!·, !1,,r11 i'~I{/ [).1L1 111 ,f ; ,, 
1,1·,::1\ 1c:i1( .... ;>,·r11)lhlr11111Hli 1 tHHr\ ::1111!'-1/\·. l\·.1 f,\:-l 
H1gt1 Density Bipolar 3 1HDBJ) 1s a pseudo-ternary signal 
,n which the number of consecutive zeros that may occur 1s 
'estricted to a maximum number of three. In any sequence of 
lour consecutive binary zeros. the ultimate zero 1s 
substituted by a ·mark' ( or -I of the same polarity as tt1e 
previous mark. 1 e 1t violates AMI code (Alternate Mark 
Inversion) and 1s termed a v1olat1on To ensure pa11ty 
between marks of opposite polarity. tt1e first ze10 1s 
substituted by an additional mark wt1en there woulL1 
otherwise be an even number of marks between ·v1olat1ons 
Thus v1olattons alternate 1n polarity 
I 
MV1441 
FUNCTIONAL DESCRIPTION 
Functions Listed by pin number 
1 NAZ data tn 
lnp11t rl,1t;1 lrJr Pnr:od111q ir1I" 1 .. rr,,1r·, lurrn fhp rL11;1 1s 
clock(?d t1y tlH• 11 .. q;1t1vP-'l'J"lll "'Ill" ,,t 11"' Cluck 1Encocl<>11 
2. Clock (Encoder) 
Clock lrir PncocJ1nq tL1t;i rJ11 i>"' I 
3. LIP 
Loss of 1111H1t circ1J1t rl!?tects ,;11,v,·ri cons1;c11t1ve zeros .11 
tt11.• dt?COIIPr 111p11t ilr1[J tlH;n CJIVl'S ,Ill u1t!plit t11qt1 Any loq1c 1 
at tt1e 1np11t 1i'i,,, or l31•, 11 I rr•st?ls this count 
4. NAZ data out 
DecorJed l11nary d.it.i frrJrn psP11rJo-tr;rn,1ry 1np11ts 7i. .. , [3,•, 
5. Clock (Decoder) 
Clock for rJecodin<] d;it;i on A,·, ;mrJ [3 ·, or O · .ind 0.- m 
loop test mode 
6.7. Reset AIS. AIS 
Logic O on R~e-s_e_t -A-l~S resets ,1 rlecoded zero counter ,ind 
either res1its AIS output to O' provided 3 or more zeros t1.1ve 
been decodPd ir1 the precedmq Reset AIS t penod. or sets 
AIS to 1 1f less th.in 3 ZPrns r,;we been decoded 1n tt1e 
precerl1nq RPset AIS t l)enod to 1nd1cate loss of time slot 
Zero Logic t on Rest!! AIS Pn;ibles the 1ntern;il decoded 
zero cow11t0 r 
8. Mode 
Mode ;it logic 1 selects internal crystill controlled clock 
rec1encr,1t1on .ind Mode ,11 loq1c O selects external clock 
reqener;it1or1 ustrHJ. for cx,imple_ ,l tuned c1rcu1t 
9. Ground 
Zero volts 
10. Crystal In 
Input to amplifier forming crystal osc1ll;itor when cryst,111s 
connected between p1r1s 10 .ind 12 This pm may ;ilso he 
used as ,1 16 384MHz clock input 1f one osctll.itor 1s to he 
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If pin 8 1s ;it .J pin '2 1s Clock R,,qriner,1te q1•,1nq ()f1 
lttr1ct1on ol A,,, t3 ·. lor Clock regener,1t1or1 wt1pn pin \.; ll 
OR function of O O nhen pin 14 I If pm 81s .it I t11,•n 
pin 12 becomes Crvs!a 1 Out and forms oscillator with ;i1n 10 
13.15. A1 .... B, ... 
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O represents a Do_{it1·.e CJO..!_nlJ 1. [3,-, O' reprr?sr!nts .1 
neg.1t1ve gomg I A ·. and B "' .ire sampled by tt1P pos1t1vl' 
qo1ng edge of the ciock decoder A,·, and B,·. rn;iy he 
mterch;inged 
14. Loop test enable 
TTL mput to select normal or loop back operation Ptn 14 
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16.17. o,. 02 
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0. q1ves neg.1t1ve going pulse 
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SPECIFICATION OF JITTER MEASUREMENT 
The notes on jitter specification are taken from papers 
presented by Hewlett-Packard engineers at European 
Telecommunications Symposiums in 1983, 1986 and 1987. The 
complete references are as follows: 
1) "Fundamental Limits of Jitter Tolerance In digital 
transmission systems." T. Crawford, G. Thow and P. Scott. 
Hewlett Packard Telecommunications symposium paper. 1983. 
2) McDowell, Ron. "Jitter Measurements in the Integrated 
Digital Network". Hewlett Packard Telecommunications 
Symposium paper. 1986. 
3) McDowell, Ron. "Jitter Measurements in the Integrated 
Digital Network". Hewlett Packard Telecommunications 
Symposium paper. 1987. 
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FUNDAMENTAL LIMITS OF JITTER TOLERANCE 
DIGITAL TRANSMISSION SYSTEMS 
IN 
Tom Crawford, Geoff Thow and Peter Scott 
INTRODUCTION 
It is well known that digital transmission 
is affected by two main impairments: 
1) additive noise which can cause erroneous 
decisions within regenerators. 
11) time displacement of the sampling point 
within the regenerator caused by phase 
modulation of the data stream called 
timing jitter. 
Both impairments degrade the error-rate 
performance of the transmission system. 
. For error rate, the overall accumulation 
law in a chain of digital line sections is 
sufficiently well understood so that each . 
regenerator section can be specified in order 
to meet the quality requirement on the overall 
connection. (1) 
However, the jitter behaviour in a composite 
digital path, even if widely investigated by 
many authors (2), (3), is not yet completely 
known. There are some difficulties in 
determining specifications on jitter perform-
ance and further investigations, including 
experimental tests, are needed. The problem 
is becoming more urgent with the widespread 
installation of digital transmission and 
switching systems, which is leading to the 
introduction of integrated digital networks. 
Effects of Jitter 
Timing jitter introduces transmission 
impairments in two ways: 
i) In the case of a digitally encoded 
analogue signal, jitter leads to the 
decoded analogue samples being 
irregularly spaced, thus introducing 
a distortion into the baseband 
filtered signal. 
This distortion is particularly 
harmful in wideband coded signals, 
like FDM assemblies or TV signals. 
Jitter can be classified as systematic 
or non-systematic, according to whether 
or not jitter sources degrade the pulse 
train in the same way. Since the former 
accumulates more rapidly, it will be 
predominant in sufficiently long digital 
paths. 
11) In the transmission of a digital pulse 
stream, timing irregularities introduce 
two effects; 
a) In the regeneration process, the 
decision instant can be displaced 
from the centre of the signal eye, thus 
leading to a reduction in the noise margin 
and a degradation in the error rate 
performance. 
b) At the output of asynchronous demulti-
plexers (or at the input of digital 
exchanges) slips can occur, due to 
overflow of the elastic store, which 
causes losses of frame alignment in the 
tributary signals. 
This article analyses the fundamental jitter 
tolerance of a class of digital signal regenera-
tion and explains an inherent source of jitter 
in digital multiplexing/demultiplexing. Then, 
taking account of these factors, illustrates 
how a consistent approach to the specification 
and measurement of jitter is emerging. 
FUNDAMENTAL JITTER TOLERANCE IN DATA REGENERATION 
Defining Jitter 
We may define pk-pk jitter (in seconds, or 
bits, or unit intervals) as the maximum peak-
to-peak displacement of the i th bit or symbol 
with respect to its position in a hypothetical 
unjittered reference stream. 
More specifically for periodic jitter terms 
we may define it with the aid of FIGURE (l) as 
the maximum displacement of then-th bit occurring 
in one-half cycle of the phase modulating function. 
In the second half of the cycle the phase will be 
lost relative to the reference to give a mean 
phase displacement of zero. 
As an introduction let us derive an expression 
for the peak to peak jitter in seconds and in 
bits for this triangular case in terms of the 
modulating rate fj, the bit-rate fb and the peak 
frequency deviation of the bit-rate, 6f, 
Let n be the number of bits occurring in the 
positive half of the jitter modulating period l 
2tj 
So n x mean bit-rate 
i.e. l (fb + 6f) + fb bits n = 2fj 2 
Now n bits without jitter take n . l fb secs 
i.e. l (fb + 6f) + fb l secs 
2fj 2 fb 
So the peak to peak jitter is given by 
MV1441 
which allows jitter at sufficiently low 
frequencies to be passed on to the demulti-
plexer where it is accommodated in the tributary 
store. 
This leads to the definition of a 
perfornlance standard for the minimum value of 
tolerance to input jitter that can be applied 
to all equipments, "The Lower limit of 
maximum tolerable input jitter" and when 
applied in conjunction with the output jitter 
specification ensures compatibility. 
The lower limit of maximum tolerable input 
jitter (jitter mask) is tested by applying 
sinusoidal jitter to a PRBS simulating a 
traffic signal. The sinusoidal jitter used 
for test purposes does not simulate the 
noise-like jitter that is generated within 
the network, but it does provide information 
regarding the peak-peak alignment jitter 
tolerance (A2), timing-recovery circuit 
bandwidth (f5) and buffer storage capacity 
(A2 or A1 ). 
The positioning of this lower limit of 
maximum tolerable input jitter mask is 
shown in FIGURE (20). To permit simple 
correlation between measured output jitter 
and input jitter tolerance, then the maximum 
permissable output jitter is measured in two 
frequency bands; 
i) a high pass filter having a cut-off 
frequency f 5 hence the output jitter from the equipment under test will not 
cause errors at the decision circuit 
of the subsequent equipment, provided 
that the peak-peak jitter at the 
output of the filter is less than A2 (FIGURE 20). 
. ii) a bandpass filter having cut-off 
frequencies f 1 and f 5 , hence the 
output jitter from tfie equipment 
under test will not cause errors 
at the decision circuit of the 
subsequent equipment, provided that 
the peak-peak jitter at the output 
of the filter is less than A1 (FIGURE 20) 
A compromise is necessary when establishing 
the jitter amplitude (A1 ). This is necessary because pattern dependent jitter from digital 
line sections can increase without limit as the 
number of regenerators is increased whereas, 
except at low frequencies, equipments such as 
muldexes have an upper limit to the amplitude 
of jitter that can be accommodated, which is 
determined by the size of the buffer stores. 
Peak-peak jitter amplitudes in excess of 
several unit intervals are possible from 
digital line sections having more than 100 
regenerators. 
The value of (A1 ) should therefore represent 
a reasonable compromise between the lengths of 
digital line section that are likely to occur, 
the size of buffer stores in equipments and the 
additional cost of providing jitter reducers 
where these are shown to be necessary. (For 
the high rate digital line sections, however, 
jitter reducers can be incorporated in line 
APPENDIX L - 3 
terminal equipments with little or no cost 
penalty). 
Having provided specifications for the 
control of jitter within component parts of a 
digital line section it only remains to specify 
the jitter transfer function of the section so 
that they may be cascaded in a controlled 
manner. 
This jitter transfer function will in 
practice reflect the characteristic of the 
demultiplexer phase lock loop timing 
reconstruction circuit and therefore takes the 
form of FIGURE (21). 
Brief Summary of test equipment requirements 
Essentially what is required is: 
1) a jitter generator capable of: 
2) 
a) providing sinusoidal phase 
modulation on PRBS test patterns 
in order that: 
i) the lower limit of maximum 
tolerable input jitter can 
be performed easily. 
ii) the upper limit of maximum 
tolerable input jitter can be 
examined, i.e. the safety marg 
iii) a known input jitter amplitude 
can be supplied for jitter 
transfer function measurements 
bl The jitter frequency and jitter 
amplitude ranges should be wide 
enough to satisfy a) . 
a jitter measuring circuit capable of: 
a) recovering a jittered clock signa 
from the incoming jittered data 
without inadvertently filtering 
any of the jitter components that 
should be passed to the jitter 
demodulator and the measurement 
circuit. 
b) providing a measurement of the 
instantaneous peak-peak jitter 
amplitude, to perform a measure-
ment of jitter transfer function 
on sinusoidal jitter stimulus. 
c) providing a variable threshold sc 
that the number of occasions that 
peak-peak jitter amplitudes excee 
this threshold can be counted. 
d) 
e) 
providing a measurement of the 
maximum peak-peak jitter amplitud 
over a specified gating interval 
to conform to the specification 
of maximum permissable output 
jitter for digital equipment. 
providing the filtering to fully 
specify measurement d). 
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